System level power and performance modeling of GALS point-to-point communication interfaces

ABSTRACT

Due to difficulties in distributing a single global clock signal over increasingly large chip areas, a globally asynchronous, locally synchronous design is considered a promising technique in the system on a chip (SoC) era. In the context of today's increasingly complex SoCs, there is a need for design methodologies that start at higher levels of abstraction. Much of the previous work has been devoted to design of asynchronous communication schemes such as mixed clock FIFOs and pausible clocks for globally asynchronous, locally synchronous systems, but at low levels of abstraction, such as circuit level. To enable early design evaluation of such schemes, this paper proposes to use a SystemC-based modeling methodology for the asynchronous communication among various locally synchronous islands. The modeling framework encompasses various levels of abstraction and enables system-level validation of circuit or RT level hardware descriptions, as well as their impact on high-level design decisions

REFERENCES

• 1: Daniel Marcos Chapiro, Globally-asynchronous locally-synchronous systems (performance, reliability, digital), 1985
• 2: Tiberiu Chelcea , Steven M. Nowick, Robust interfaces for mixed-timing systems with application to latency-insensitive protocols, Proceedings of the 38th conference on Design automation, p.21-26, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378256]
• 3: C.E. Cummings, "Simulation and Synthesis Techniques for Asynchronous FIFO design," SNUG 2002, San Jose, CA.
• 4: Kenneth Y. Yun , Ryan P. Donohue, Pausible Clocking: A First Step Toward Heterogeneous Systems, Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors, p.118, October 07-09, 1996
• 5: Jens Muttersbach , Thomas Villiger , Wolfgang Fichtner, Practical Design of Globally-Asynchronous Locally-Synchronous Systems, Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.52, April 02-06, 2000
• 6: Lukai Cai , Daniel Gajski, Transaction level modeling: an overview, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA [doi>10.1145/944645.944651]
• 7: D.D. Gajski, J. Zhu, R. Domer, A. Gerstlauer, S. Zhao, "SpecC: Specification Language and Methodology," Kluwer Academic Publishers, March 2000.
• 8: Thorsten Grotker, System Design with SystemC, Kluwer Academic Publishers, Norwell, MA, 2002
• 9: Ran Ginosar, Fourteen Ways to Fool Your Synchronizer, Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems, p.89, May 12-15, 2003
• 10: Koushik Niyogi , Diana Marculescu, Speed and voltage selection for GALS systems based on voltage/frequency islands, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China [doi>10.1145/1120725.1120852]
• 11: B. D. Van Veen and K. M. Buckley, "Beamforming: a versatile approach to spatial filtering," IEEE ASSP Magazine, vol.5, no.2, pp.4--24, April 1988.
• 12: Phillip Stanley-Marbell , Michael Hsiao, Fast, flexible, cycle-accurate energy estimation, Proceedings of the 2001 international symposium on Low power electronics and design, p.141-146, August 2001, Huntington Beach, California, United States [doi>10.1145/383082.383120]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Modeling techniques

General Terms:
Design, Performance

Keywords:
globally asynchronous locally synchronous, mixed clock FIFO, pausible clock, power modeling