Design and optimization on dynamic power system for self-powered integrated wireless sensing nodes

ABSTRACT

This paper presents an integrated power system for low-power wireless sensor networks with dynamic efficiency optimization technique. By adaptively resizing power transistors and adjusting switching frequency, system efficiency is enhanced significantly. Theoretical analysis is elaborated to support the proposed technique. A prototype integrated power system for self-powered photovoltaic wireless sensing node was designed and simulated with TSMC 0.35μm CMOS process. With a power range of 0.5μW to 10mW, power efficiency stays above 71%. Tolerance between theoretical and simulated optimal power transistor sizes is less than 6.7%, while that of optimal switching frequencies is less than 5%. The paper gives another solution to minimizing system power in the perspective of power processing

REFERENCES

• 1: Jan M. Rabaey , M. Josie Ammer , Julio L. da Silva , Danny Patel , Shad Roundy, PicoRadio Supports Ad Hoc Ultra-Low Power Wireless Networking, Computer, v.33 n.7, p.42-48, July 2000 [doi>10.1109/2.869369]
• 2: Brett Warneke , Matt Last , Brian Liebowitz , Kristofer S. J. Pister, Smart Dust: Communicating with a Cubic-Millimeter Computer, Computer, v.34 n.1, p.44-51, January 2001 [doi>10.1109/2.963443]
• 3: J. F. Randall, "On the use of photovoltaic ambient energy sources for powering indoor electronic devices", Ph. D Thesis at EPFL, April 2003.
• 4: Fuyuki Ichiba , Kojiro Suzuki , Shinji Mita , Tadahiro Kuroda , Tohru Furuyama, Variable supply-voltage scheme with 95%-efficiency DC-DC converter for MPEG-4 codec, Proceedings of the 1999 international symposium on Low power electronics and design, p.54-59, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313849]
• 5: T. D. Burd, T. A. Pering, A. J. Stratakos, R. W. Broderson, "A dynamic voltage scaled microprocessor system", IEEE J. of Solid State Ckts, Nov. 2000, 1571--1580.
• 6: G-Y Wei, et. al., "A variable-frequency parallel I/O interface with adaptive power-supply regulation", IEEE J. of Solid State Circuits, Vol. 35, No. 11, Nov. 2000.
• 7: D. Ma, et. al., "An integrated one-cycle control buck converter with adaptive output and dual loops for output error correction", IEEE J. of Solid-State Circuits, Jan. 2004, 140--149.
• 8: P. Favrat, P. Deval and M. J. Declercq, "A high efficiency CMOS voltage doubler", IEEE Journal of Solid State Circuits, Vol. 33, No. 3, March 1998, 410--416.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability

General Terms:
Design, Management, Performance, Theory, Verification

Keywords:
DC-DC converter, charge pump, dynamic power loss control, power efficiency, wireless sensing node