The need for a full-chip and package thermal model for thermally optimized IC designs

ABSTRACT

Modeling and analyzing detailed die temperature with a full-chip thermal model at early design stages is important to discover and avoid potential thermal hazards. However, omitting important aspects of package details in a thermal model can result in significant temperature estimation errors. In this paper, we discuss the applications of an existing compact thermal model that models both die and package temperature details. As an example, a thermally self-consistent leakage power calculation of a POWER4-like microprocessor design is presented. We then demonstrate the importance of including detailed package information in the thermal model by several examples considering the impact of thermal interface material (TIM), which glues the die to the heat spreader. The fact that detailed package information is needed to build an accurate compact thermal model implies a design flow, in which the chip- and package-level compact thermal model acts as a convenient medium for more productive collaborations among circuit designers, computer architects and package designers, leading to early and efficient evaluations of different design tradeoffs for an optimal design from a thermal point of view

REFERENCES

• 1: The international technology roadmap for semiconductors (ITRS), 2003.
• 2: T. Kam, S. Rawat, D. Kirkpatrick, R. Roy, G. S. Spirakis, N. Sherwani, and C. Peterson. EDA challenges facing future microprocessor design. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 19(12):1498--1506, December 2000.
• 3: Wei Huang , Mircea R. Stan , Kevin Skadron , Karthik Sankaranarayanan , Shougata Ghosh , Sivakumar Velusam, Compact thermal modeling for temperature-aware design, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996800]
• 4: J. Parry, H. Rosten, and G. B. Kromann. The development of component-level thermal compact models of a C4/CBGA interconnect technology: The motorola PowerPC 603 and PowerPC 604 RISC microproceesors. Components, Packaging, and Manufacturing Technology--Part A, IEEE Transactions on, 21(1):104--112, March 1998.
• 5: T-Y. Wang and C. C-P. Chen. 3-D thermal-ADI: A linear-time chip level transient thermal simulator. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 21(12):1434--1445, December 2002.
• 6: Haihua Su , Frank Liu , Anirudh Devgan , Emrah Acar , Sani Nassif, Full chip leakage estimation considering power supply and temperature variations, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871529]
• 7: Peng Li , L. T. Pileggi , M. Asheghi , R. Chandra, Efficient full-chip thermal modeling and analysis, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.319-326, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382594]
• 8: C. J. M. Lasance. Two benchmarks to facilitate the study of compact thermal modeling phenomena. Components and Packaging Technologies, IEEE Transactions on, 24(4):559--565, December 2001.
• 9: M-N. Sabry. Compact thermal models for electronic systems. Components and Packaging Technologies, IEEE Transactions on, 26(1):179--185, March 2003.
• 10: E. G. T. Bosch. Thermal compact models: An alternative approach. Components and Packaging Technologies, IEEE Transactions on, 26(1):173--178, March 2003.
• 11: Intel's stacked chip scale packaging --- http://www.intel.com/research/silicon/mobilepackaging.htm.
• 12: K. Banerjee, S. J. Souri, P. Kapur, and K. C. Saraswat. 3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proceedings of the IEEE, 89(5):602--633, May 2001.
• 13: Lei He , Weiping Liao , Mircea R. Stan, System level leakage reduction considering the interdependence of temperature and leakage, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996572]
• 14: Yingmin Li , David Brooks , Zhigang Hu , Kevin Skadron, Performance, Energy, and Thermal Considerations for SMT and CMP Architectures, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.71-82, February 12-16, 2005 [doi>10.1109/HPCA.2005.25]
• 15: Mayan Moudgill , John-David Wellman , Jaime H. Moreno, Environment for PowerPC Microarchitecture Exploration, IEEE Micro, v.19 n.3, p.15-25, May 1999 [doi>10.1109/40.768496]
• 16: D. Brooks , P. Bose , V. Srinivasan , M. K. Gschwind , P. G. Emma , M. G. Rosenfield, New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors, IBM Journal of Research and Development, v.47 n.5-6, p.653-670, September 2003
• 17: Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Impact of Technology Scaling on Lifetime Reliability, Proceedings of the 2004 International Conference on Dependable Systems and Networks (DSN'04), p.177, June 28-July 01, 2004
• 18: Seongmoo Heo , Kenneth Barr , Krste Asanović, Reducing power density through activity migration, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871561]
• 19: W. Liao and L. He. Coupled power and thermal simulation and its application. In 3rd Workshop on Power-Aware Computer Systems, December 2003.
• 20: Zhijian Lu , Wei Huang , J. Lach , M. Stan , K. Skadron, Interconnect lifetime prediction under dynamic stress for reliability-aware design, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.327-334, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382595]
• 21: Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Case for Lifetime Reliability-Aware Microprocessors, Proceedings of the 31st annual international symposium on Computer architecture, p.276, June 19-23, 2004, München, Germany

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

Additional Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

General Terms:
Design, Reliability

Keywords:
leakage, package, temperature-aware design, thermal model