A fast, energy-efficient z-comparator

ABSTRACT

We present a fast and energy-efficient z-comparator that takes advantage of the fact that the result of most depth comparisons can be determined by examining just a few bits. This feature is made possible by the use of asynchronous logic, which enables the comparator to rapidly compare bits until the result is clear and then stop. Using depth data from well-known computer games, SPICE simulations indicate that our comparator consumes only 25% of the energy and operates 1.67 times faster, on average, compared to an equivalent synchronous design. The comparator design is used to illustrate a more general design principle, "compute on demand," which can potentially enable graphics hardware to be faster and more energy-efficient.

REFERENCES

• 1: {BJN99} Berkel C. H. K. V., Josephs M. B., Nowick S. M.: Scanning the technology: Applications of asynchronous circuits. Proc. of the IEEE 87, 2 (Feb. 1999), 223--233.
• 2: Virantha N. Ekanayake , Clinton Kelly, IV , Rajit Manohar, BitSNAP: Dynamic Significance Compression for a Low-Energy Sensor Network Asynchronous Processor, Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems, p.144-154, March 14-16, 2005 [doi>10.1109/ASYNC.2005.14]
• 3: G. Knittel , A. Schilling, Eliminating the Z-Buffer bottleneck, Proceedings of the 1995 European conference on Design and Test, p.12, March 06-09, 1995
• 4: {Mes} Mesa3d graphics library. http:/mesa3d.org.
• 5: Steven M. Nowick , Kenneth Y. Yun , Ayoob E. Dooply , Peter A. Beerel, Speculative Completion for the Design of High-Performance Asynchronous Dynamic Adders, Proceedings of the 3rd International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.210, April 07-10, 1997
• 6: Energy Efficient Comparators for Superscalar Datapaths, IEEE Transactions on Computers, v.53 n.7, p.892-904, July 2004 [doi>10.1109/TC.2004.29]
• 7: Shai Rotem , Ken Stevens , Charles Dike , Marly Roncken , Boris Agapiev , Ran Ginosar , Rakefet Kol , Peter Beerel , Chris Myers , Kenneth Yun, RAPPID: An Asynchronous Instruction Length Decoder, Proceedings of the 5th International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.60, April 19-21, 1999
• 8: Montek Singh , Steven M. Nowick , Jose A. Tierno , Sergey Rylov , Alexander Rylyakov, An Adaptively-Pipelined Mixed Synchronous-Asynchronous Digital FIR Filter Chip Operating at 1.3 GigaHertz, Proceedings of the 8th International Symposium on Asynchronus Circuits and Systems, p.84, April 08-11, 2002
• 9: Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design: a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
• 10: {WLWW03} Wang C.-C., Lee P.-M., Wu C.-F., Wu H.-L.: High fan-in dynamic cmos comparators with low transistor count. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications (2003).
• 11: Kenneth Y. Yun , Ayoob E. Dooply , Julio Arceo , Peter A. Beerel , Vida Vakilotojar, The Design and Verification of A High-Performance Low-Control-Overhead Asynchronous Differential Equation Solver, Proceedings of the 3rd International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.140, April 07-10, 1997

INDEX TERMS

Primary Classification:
  I. Computing Methodologies
  I.3 COMPUTER GRAPHICS
      I.3.1 Hardware architecture