| Energy-efficient policies for embedded clusters |
| Full text |
Pdf
(209 KB)
|
| Source
|
ACM SIGPLAN Notices
archive
Volume 40 , Issue 7 (July 2005)
table of contents
Proceedings of the 2005 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
SESSION: Distributed computing
table of contents
Pages: 1 - 10
Year of Publication: 2005
ISSN:0362-1340
Also published in ...
|
|
Authors
|
|
Ruibin Xu
|
University of Pittsburgh, Pittsburgh, PA
|
|
Dakai Zhu
|
University of Pittsburgh, Pittsburgh, PA
|
|
Cosmin Rusu
|
University of Pittsburgh, Pittsburgh, PA
|
|
Rami Melhem
|
University of Pittsburgh, Pittsburgh, PA
|
|
Daniel Mossé
|
University of Pittsburgh, Pittsburgh, PA
|
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 8, Downloads (12 Months): 52, Citation Count: 4
|
|
|
ABSTRACT
Power conservation has become a key design issue for many systems, including clusters deployed for embedded systems, where power availability ultimately determines system lifetime. These clusters execute a high rate of requests of highly-variable length, such as in satellite-based multiprocessor systems. The goal of power management in such systems is to minimize the aggregate energy consumption of the whole cluster while ensuring timely responses to requests. In the past, dynamic voltage scaling (DVS) and on/off schemes have been studied under the assumptions of continuously tunable processor frequencies and perfect load-balancing. In this work, we focus on the more realistic case of discrete processor frequencies and propose a new policy that adjusts the number of active nodes based on the system load, not system frequency. We also design a threshold scheme which prevents the system from reacting to short-lived temporary workload changes in the presence of unstable incoming workload. Simulation and implementation results on real hardware show that our policy is very effective in reducing the overall power consumption of clusters executing embedded applications.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Power-sim. http://www.cs.pitt.edu/PARTS/PACC/NEW.
|
| |
2
|
AMD PowerNow! Technology. http://www.amdboard.com/powernow.html.
|
| |
3
|
|
| |
4
|
Pat Bohrer , Elmootazbellah N. Elnozahy , Tom Keller , Michael Kistler , Charles Lefurgy , Chandler McDowell , Ram Rajamony, The case for power management in web servers, Power aware computing, Kluwer Academic Publishers, Norwell, MA, 2002
|
| |
5
|
H. Bryhni, E. Klovning, and O. Kure. A Comparison of Load Balancing Techniques for Scalable Web Servers. In IEEE Networks, pages 58--64, July 2000.
|
| |
6
|
Transmeta Corporation. LongRun Technology. http://www.transmeta.com/crusoe/longrun.html.
|
| |
7
|
E.N. Elnozahy, M. Kistler, and R. Rajamony. Energy-Efficient Server Clusters. In Workshop on Power-Aware Computer Systems (PACS'02), 2002.
|
 |
8
|
|
| |
9
|
FRAM: Ferroelectric RAM. http://www.fujitsu.com/downloads/MICRO/fma/pdf/framppt_tech.pdf.
|
 |
10
|
Kinshuk Govil , Edwin Chan , Hal Wasserman, Comparing algorithm for dynamic speed-setting of a low-power CPU, Proceedings of the 1st annual international conference on Mobile computing and networking, p.13-25, November 13-15, 1995, Berkeley, California, United States
[doi> 10.1145/215530.215546]
|
| |
11
|
D. Grunwald, P. Levis, K.I. Farkas, C.B. Morrey III, and M. Neufeld. Policies for Dynamic Clock Scheduling. In Proceedings of the 4th Symposium on Operating Systems Design and Implementation, October 2000.
|
| |
12
|
|
 |
13
|
Trevor Pering , Tom Burd , Robert Brodersen, The simulation and evaluation of dynamic voltage scaling algorithms, Proceedings of the 1998 international symposium on Low power electronics and design, p.76-81, August 10-12, 1998, Monterey, California, United States
[doi> 10.1145/280756.280790]
|
| |
14
|
E. Pinheiro, R. Bianchini, E. V. Carrera, and T. Heath. Load Balancing and Unbalancing for Power and Performance in Cluster-Based Systems. In Workshop on Compilers and Operating Systems for Low Power, September 2001.
|
| |
15
|
|
| |
16
|
|
| |
17
|
|
| |
18
|
M. Weiser, B. Welch, A. Demers, and S. Shenker. Scheduling for Reduced CPU Energy. In Proceedings of the 1$^st$ Symposium on Operating Systems Design and Implementation, November 1994.
|
| |
19
|
Intel XScale Microarchitecture. http://developer.intel.com/design/intelxscale/benchmarks.htm.
|
 |
20
|
|
| |
21
|
|
|