Deterministic approaches to analog performance space exploration (PSE)

ABSTRACT

Performance space exploration (PSE) determines the range of feasible performance values of a circuit block for a given topology and technology. In this paper, we present two deterministic approaches for PSE. One approximates the feasible performance space based on linearized circuit models and is suitable for investigating a large number of performances. The other one computes discretizations of the Pareto front of competing performances. In addition, a motivation and application of PSE using a hierarchical design example is presented.

REFERENCES

• 1: Guido Stehr , Helmut Graeb , Kurt Antreich, Performance trade-off analysis of analog circuits by normal-boundary intersection, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776073]
• 2: G. Stehr , H. Graeb , K. Antreich, Analog performance space exploration by Fourier-Motzkin elimination with application to hierarchical sizing, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.847-854, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382693]
• 3: H. Chang, E. Charbon, U. Choudhury, A. Demir, E. Felt,E. Liu, E. Malavasi, A. Sangiovanni-Vincentelli, and I. Vassiliou. A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits. Kluwer Acad. Pub. 1997.
• 4: Iasson Vassiliou , Henry Chang , Alper Demir , Edoardo Charbon , Paolo Miliozzi , Alberto Sangiovanni-Vincentelli, A video driver system designed using a top-down, constraint-driven methodology, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.463-468, November 10-14, 1996, San Jose, California, United States
• 5: G.J. Gomez, S.H.K. Embabi, E. Sanchez-Sinencio and M.C. Levebvre. A nonlinear macromodel for CMOS OTAs. IEEE ISCAS 1995.
• 6: F. De Bernardinis , M. I. Jordan , A. Sangiovanni Vincentelli, Support vector machines for analog circuit performance representation, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776074]
• 7: M. del Mar Hershenson, S. P. Boyd, and T. H. Lee. Optimal design of a CMOS Op-Amp via geometric programming. IEEE Trans. CAD 2001.
• 8: Ramesh Harjani , Jianfeng Shao, Feasibility and performance region modeling of analog and digital circuits, Analog Integrated Circuits and Signal Processing, v.10 n.1-2, p.23-43, June/July 1996 [doi>10.1007/BF00713977]
• 9: B. D. Smedt and G. G. E. Gielen. WATSON: Design space boundary exploration and model generation for analog and RF IC design. IEEE Trans. CAD 2003.
• 10: G. Van der Plas, G. Debyser, F. Leyn, K. Lampaert, J. Vandenbussche, G. Gielen, W. Sansen, P. Veselinovic, and D. Leenaerts. AMGIE.A synthesis environment for CMOS analog integrated circuits. IEEE Trans. CAD 2001.
• 11: M. Lightner, T. Trick, and R. Zug. Circuit optimization and design. Circuit Analysis, Simulation and Design, Part 2 (A. Ruehli). Advances in CAD for VLSI 3, 1987.
• 12: Guido Stehr , Michael Pronath , Frank Schenkel , Helmut Graeb , Kurt Antreich, Initial Sizing of Analog Integrated Circuits by Centering Within Topology-Given Implicit Specification, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.241, November 09-13, 2003 [doi>10.1109/ICCAD.2003.85]
• 13: A. Fuad Mas'ud, T. Ohtsuka, and H. Kunieda. Translation of specifications in hierarchical analog LSI design. In IEEE ISCAS 1996.
• 14: W. Nye, D. Riley, A. Sangiovanni-Vincentelli, and A. Tits. DELIGHT.SPICE: An optimization-based system for the design of integrated circuits. IEEE Trans. CAD 1988.
• 15: R. Phelps, M. Krasnicki, R. Rutenbar, L.R. Carley, and J. Hellums. Anaconda: Simulation-based synthesis of analog circuits via stochastic pattern search. IEEE Trans. CAD 2000.
• 16: H. Graeb , S. Zizala , J. Eckmueller , K. Antreich, The sizing rules method for analog integrated circuit design, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 17: Abhishek Somani , P. P. Chakrabarti , Amit Patra, Mixing Global and Local Competition in Genetic Optimization based Design Space Exploration of Analog Circuits, Proceedings of the conference on Design, Automation and Test in Europe, p.1064-1069, March 07-11, 2005 [doi>10.1109/DATE.2005.208]
• 18: Tom Eeckelaert , Trent McConaghy , Georges Gielen, Efficient Multiobjective Synthesis of Analog Circuits using Hierarchical Pareto-Optimal Performance Hypersurfaces, Proceedings of the conference on Design, Automation and Test in Europe, p.1070-1075, March 07-11, 2005 [doi>10.1109/DATE.2005.129]
• 19: Maria del Mar Hershenson, Efficient description of the design space of analog circuits, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776075]
• 20: Martin Vogels , Georges Gielen, Architectural selection of A/D converters, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776076]
• 21: Hongzhou Liu , Amit Singhee , Rob A. Rutenbar , L. Richard Carley, Remembrance of circuits past: macromodeling by data mining in large analog design spaces, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514030]
• 22: J. Vandenbussche , K. Uyttenhove , E. Lauwers , M. Steyaert , G. Gielen, Systematic design of a 200 MS/s 8-bit interpolating/averaging A/D converter, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514032]
• 23: F. De Bernarclinis , S. Gambini , R. Vincis , F. Svelto, Design space exploration for a UMTS front-end exploiting analog platforms, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.923-930, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382708]
• 24: Glenn A Wolfe, Ranga Vemuri. Adaptive Sampling and Modeling of Analog Circuit Performance Parameters with Pseudo-Cubic Splines. IEEE ICCAD 2004.
• 25: Ovidiu Bajdechi , Johan H. Huijsing , Georges Gielen, Optimal design of delta-sigma ADCs by design space exploration, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514031]
• 26: Sree Ganesan , Ranga Vemuri, Behavioral partitioning in the synthesis of mixed analog-digital systems, Proceedings of the 38th conference on Design automation, p.133-138, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378373]
• 27: J. Dawson, S. Boyd, M. del Mar Hershenson, T. Lee. Optimal Allocation of Local Feedback in Multistage Amplifiers via Geometric Programming. IEEE Trans. CAS-I 2001.
• 28: S.K. Tiwary, S.Velu, R.A. Rutenbar and T. Mukherjee: Pareto-Optimal Modeling for Efficient PLL Optimization. NSTI Nanotech 2004, Boston
• 29: K. Antreich, H. Graeb, C. Wieser: Circuit analysis and optimization driven by worst-case distances. IEEE Trans. CAD 1994.
• 30: www.muneda.com

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

General Terms:
Algorithms, Design

Keywords:
analog integrated circuits, fourier motzkin elimination, pareto optimization, performance space exploration