Power-aware placement

ABSTRACT

Lowering power is one of the greatest challenges facing the IC industry today. We present a power-aware placement method that simultaneously performs (1) activity-based register clustering that reduces clock power by placing registers in the same leaf cluster of the clock trees in a smaller area and (2) activity-based net weighting that reduces net switching power by assigning a combination of activity and timing weights to the nets with higher switching rates or more critical timing. The method applies to designs with multiple clocks and gated clocks. We implemented the method and obtained experimental results on 8 real-world designs after placement, routing, extraction and analysis. The power-aware placement method achieved on average 25.3% and 11.4% reduction in net switching power and total power respectively, with 2.0% timing, 1.2% cell area and 11.5% runtime impact. This method has been incorporated into a commercial physical design tool.

REFERENCES

• 1: V. Adler and E. G. Friedman, "Repeater Insertion to Reduce Delay and Power in RC Tree Structures," IEEE Asilomar COnf. on Signals, Systems and Computers, 1997, pp. 749--752.
• 2: L. Benini, P. Siefel, and G. D. Micheli, "Automatic Synthesis of Gated Clocks for Power Reduction in Sequential Circuits," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 15(6) (1996), pp. 630--643.
• 3: K.-Y. Chao and D.-F. Wong, "Floorplanning for Low Power Designs," Proc. IEEE Int. Symp. Circuits and Systems, 1(28) (1995), pp. 45--48.
• 4: T. Chao, Y. Hsu, J. Ho, K. Boese, and A. Kahng, "Zero Skew Clock Routing with Minimum Wirelength," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 39(11) (1992), pp. 799--814.
• 5: J. Cong , C. Koh , K. Leung, Simultaneous buffer and wire sizing for performance and power optimization, Proceedings of the 1996 international symposium on Low power electronics and design, p.271-276, August 12-14, 1996, Monterey, California, United States
• 6: Monica Donno , Enrico Macii , Luca Mazzoni, Power-aware clock tree planning, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA [doi>10.1145/981066.981097]
• 7: A. Farrahi, C. Chen, A. Srivastava, G. Tellez, and M. Sarrafzadeh, "Activity-Driven Clock Design," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 20(6) (2001), pp. 705--714.
• 8: P. E. Gronowski, W. J. Bowhill, R. P. Preston, M. K. Gowan, and R. L. Allmon, "High-Performance Microproccesor Design," IEEE Journal of Solid-State Circuits, 33(5) (1998), pp. 676--686.
• 9: Mutsunori Igarashi , Kimiyoshi Usami , Kazutaka Nogami , Fumihiro Minami , Yukio Kawasaki , Takahiro Aoki , Midori Takano , Chiharo Mizuno , Takashi Ishikawa , Masahiro Kanazawa , Shinji Sonoda , Makoto Ichida , Naoyuki Hatanaka, A low-power design method using multiple supply voltages, Proceedings of the 1997 international symposium on Low power electronics and design, p.36-41, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263279]
• 10: Michael A. B. Jackson , Arvind Srinivasan , E. S. Kuh, Clock routing for high-performance ICs, Proceedings of the 27th ACM/IEEE conference on Design automation, p.573-579, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123406]
• 11: Andrew Kahng , Jason Cong , Gabriel Robins, High-performance clock routing based on recursive geometric matching, Proceedings of the 28th conference on ACM/IEEE design automation, p.322-327, June 17-22, 1991, San Francisco, California, United States [doi>10.1145/127601.127688]
• 12: A. Krishnamoorthy, "Minimize IC Power without Sacrificing Performance," EEdesign, July 15, 2004. Available at http://www.eedesign.com/article/showArticle.jhtml?articleId=23901143.
• 13: Nir Magen , Avinoam Kolodny , Uri Weiser , Nachum Shamir, Interconnect-power dissipation in a microprocessor, Proceedings of the 2004 international workshop on System level interconnect prediction, February 14-15, 2004, Paris, France [doi>10.1145/966747.966750]
• 14: Bernd Obermeier , Frank M. Johannes, Temperature-aware global placement, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.143-148, January 27-30, 2004, Yokohama, Japan
• 15: J. Oh and M. Pedram, "Gated Clock Routing for Low-Power Microprocessor Design," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 20(6) (2001), pp. 715--714.
• 16: Jatuchai Pangjun , Sachin S. Sapatnekar, Clock distribution using multiple voltages, Proceedings of the 1999 international symposium on Low power electronics and design, p.145-150, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313902]
• 17: S. M. Sait, M. R. Minhas and J. A. Khan, "Performance and Low Power Driven VLSI Standard Cell Placement Using Tabu Search," Proc. Congress on Evolutionary Computation, 2002, pp. 372--377.
• 18: Vivek Tiwari , Deo Singh , Suresh Rajgopal , Gaurav Mehta , Rakesh Patel , Franklin Baez, Reducing power in high-performance microprocessors, Proceedings of the 35th annual conference on Design automation, p.732-737, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277227]
• 19: N. Togawa, K. Ukai, M. Yanagisawa and T. Ohtsuki, "A Simultaneous Placement and Global Routing Algorithm for FPGAs with Power Optimization," Proc. IEEE Asia-Pacific Conf. Circuits and Systems, 1998, pp. 125--128.
• 20: A. Vittal and M. Marek-Sadowska, "Low-Power Buffered Clock Tree Design," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 16(9) (1997), pp. 965--975.
• 21: H. Vaishnav and M. Pedram, "PCUBE: A Performance Driven Placement Algorithm for Low Power Designs", Proc. Design Automation Conf. with EURO-VHDL, 1993, pp. 72--77.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

Additional Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING

General Terms:
Algorithms, Design, Performance

Keywords:
clock tree, dynamic power, net switching power