Mapping statistical process variations toward circuit performance variability: an analytical modeling approach

ABSTRACT

A physical yet compact gate delay model is developed integrating short-channel effects and the Alpha-power law based timing model. This analytical approach accurately predicts both nominal delay and delay variability over a wide range of bias conditions, including sub-threshold. Excellent model scalability enables efficient mapping between process variations and delay variability at the circuit level. Based on this model, relative importance of physical effects on delay variability has been identified. While effective channel length variation is the leading source for variability at current 90nm node, performance variability is actually more sensitive to threshold variation at the sub-threshold region. Furthermore, this model is applied to investigate the limitation of low power design techniques in the presence of process variations, particularly dual V_th and L biasing. Due to excessive variability under low V_DD, these techniques become ineffective.

REFERENCES

• 1: International Technology Roadmap for Semiconductors, 2003.
• 2: K. A. Bowman, S. G. Duvall, J. D. Meindl, "Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration," JSSC, vol. 37, no. 2, pp. 183--190, Feb. 2002.
• 3: D. Boning and S. Nassif, "Models of process variations in device and interconnect," Design of High-Performance Microprocessor Circuits, Chapter 6, pp. 98--115, IEEE Press, 2000.
• 4: C. Viswesvariah, "Statistical timing of digital integrated circuits," ISSCC, 2004.
• 5: Michael Orshansky , Kurt Keutzer, A general probabilistic framework for worst case timing analysis, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514059]
• 6: Hongliang Chang , Sachin S. Sapatnekar, Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.621, November 09-13, 2003 [doi>10.1109/ICCAD.2003.129]
• 7: Aseem Agarwal , David Blaauw , Vladimir Zolotov, Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.900, November 09-13, 2003 [doi>10.1109/ICCAD.2003.130]
• 8: S. R. Nassif , D. Boning , N. Hakim, The care and feeding of your statistical static timer, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.138-139, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382559]
• 9: M. Orshansky, J. C. Chen, C. Hu, "Direct sampling methodology for statistical analysis of scaled CMOS technologies," TSM, vol. 12, no. 4, pp. 403--408, Nov. 1999.
• 10: T. Sakurai and A. R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," JSSC, vol. 25, no. 2, pp. 584--594, Apr. 1990.
• 11: Martin Eisele , Jo¨rg Berthold , Doris Schmitt-Landsiedel , Reinhard Mahnkopf, The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.360-368, Dec. 1997 [doi>10.1109/92.645062]
• 12: BSIM4.2.1 MOSFET Model - User's Manual, 2001.
• 13: Keith A. Bowman , Blanca L. Austin , John C. Eble , Xinghai Tang , James D. Meindl, A physical alpha-power law MOSFET model, Proceedings of the 1999 international symposium on Low power electronics and design, p.218-222, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313930]
• 14: Paul Friedberg , Yu Cao , Jason Cain , Ruth Wang , Jan Rabaey , Costas Spanos, Modeling Within-Die Spatial Correlation Effects for Process-Design Co-Optimization, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.516-521, March 21-23, 2005 [doi>10.1109/ISQED.2005.82]
• 15: P. A. Stolk, F. P. Widdershoven, and D. B. M. Klaassen, "Modeling statistical dopant fluctuations in MOS transistors," TED, vo. 45, no. 9, pp. 1960--1971, Sep. 1998.
• 16: J. Tschanz et al., "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage," JSSC, vol. 1, pp. 422--478, Feb. 2002.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Design, Experimentation, Performance, Reliability

Keywords:
delay, process variations, variability