Microarchitecture-aware floorplanning using a statistical design of experiments approach

ABSTRACT

Since across-chip interconnect delays can exceed a clock cycle in nanometer technologies, it has become essential in high performance designs to add flip-flops on wires with multi-cycle delays. Although such a wire pipelining strategy allows higher operating frequencies, it can reduce the delivered performance of a microarchitecture, since the extra flip-flops inserted may increase the operation latencies and stall cycles. Moreover, the addition of latencies on some wires can have a large impact on the overall performance while other wires are relatively insensitive to additional latencies. This varying sensitivity suggests the need for a throughput-aware strategy for pipelining the interconnects that interacts closely with the physical design step, which determines the lengths of these multicycle wires. We use a statistical design of experiments strategy based on a multifactorial design, which intelligently uses a limited number of simulations to rank the importance of the wires. When applied at the floorplanning level, our results show improvements both in the overall system performance and in the total wire length when compared with an existing technique.

REFERENCES

• 1: S. Borkar, "Obeying Moore's law beyond 0.18 micron," in Proc. IEEE ASIC/SOC, pp. 26--31, Sep. 2000.
• 2: Pasquale Cocchini, Concurrent flip-flop and repeater insertion for high performance integrated circuits, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.268-273, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774612]
• 3: Soha Hassoun , Charles J. Alpert , Meera Thiagarajan, Optimal buffered routing path constructions for single and multiple clock domain systems, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.247-253, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774609]
• 4: Vidyasagar Nookala , Sachin S. Sapatnekar, A method for correcting the functionality of a wire-pipelined circuit, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996724]
• 5: Methodologies and Tools for Pipelined On-Chip Interconnect, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.152, September 16-18, 2002
• 6: D. C. Burger and T.M. Austin, "The SimpleScalar tool set, version 2.0," Technical Report CS-TR-97-1342, The University ofWisconsin, Madison, Jun. 1997.
• 7: John L. Henning, SPEC CPU2000: Measuring CPU Performance in the New Millennium, Computer, v.33 n.7, p.28-35, July 2000 [doi>10.1109/2.869367]
• 8: Changbo Long , Lucanus J. Simonson , Weiping Liao , Lei He, Floorplanning optimization with trajectory piecewise-linear model for pipelined interconnects, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996742]
• 9: Mongkol Ekpanyapong , Jacob R. Minz , Thaisiri Watewai , Hsien-Hsin S. Lee , Sung Kyu Lim, Profile-guided microarchitectural floorplanning for deep submicron processor design, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996741]
• 10: Ashok Jagannathan , Hannah Honghua Yang , Kris Konigsfeld , Dan Milliron , Mosur Mohan , Michail Romesis , Glenn Reinman , Jason Cong, Microarchitecture evaluation with floorplanning and interconnect pipelining, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China [doi>10.1145/1120725.1120879]
• 11: D. C. Montgomery, Design and analysis of experiments. New York, NY: John Wiley, 1991.
• 12: A J KleinOsowski , David J. Lilja, MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research, IEEE Computer Architecture Letters, v.1 n.1, p.7, January 2006 [doi>10.1109/L-CA.2002.8]
• 13: Jason Cong , Ashok Jagannathan , Glenn Reinman , Michail Romesis, Microarchitecture evaluation with physical planning, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775843]
• 14: Joshua J. Yi , David J. Lilja , Douglas M. Hawkins, A Statistically Rigorous Approach for Improving Simulation Methodology, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.281, February 08-12, 2003
• 15: R. Plackett and J. Burman, "The design of optimum multifactorial experiments," Biometrika, vol. 33, pp. 305--325, Jun. 1956.
• 16: C. F. J. Wu and M. Hamada, Experiments: Planning, analysis, and parameter design optimization. New York, NY: John Wiley, 2000.
• 17: S. N. Adya and I. L. Markov, "Fixed-outline floorplanning through better local search," in Proc. IEEE ICCD, pp. 228--334, Oct. 2001.
• 18: J. Cong, "An interconnect-centric design flow for nanometer technologies," Proc. IEEE, vol. 89, pp. 505--528, Apr. 2001.
• 19: M. Ekpanyapong. Private communication, 2004.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

General Terms:
Experimentation, Performance

Keywords:
floorplanning, microarchitecture, wire pipelining