A novel synthesis approach for active leakage power reduction using dynamic supply gating

ABSTRACT

Due to exponential increase in subthreshold leakage with technology scaling and temperature increase, leakage power is becoming a major fraction of total power in the active mode. We present a novel low-cost design methodology with associated synthesis flow for reducing both switching and active leakage power using dynamic supply gating. A logic synthesis approach based on Shannon expansion is proposed that dynamically applies supply gating to idle parts of general logic circuits even when they are performing useful computation. Experimental results on a set of MCNC benchmark circuits in a predictive 70nm process exhibits improvements of 15% to 88% in total active power compared to the results obtained by a conventional optimization flow.

REFERENCES

• 1: S. Mukhopadhyay et al., "Modeling and estimation of failure probability due to parameter variations in nano-scale SRAMs for yield enhancement," Symp. on VLSI Circuits, pp. 12--14, 2003.
• 2: Yuan Taur , Tak H. Ning, Fundamentals of modern VLSI devices, Cambridge University Press, New York, NY, 1998
• 3: George Sery , Shekhar Borkar , Vivek De, Life is CMOS: why chase the life after?, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.513941]
• 4: R. Krishnarnurthy et al., "High-performance and low-power challenges for sub-70 nm microprocessor circuits," CICC, pp. 12--15, May 2002.
• 5: J.W. Tschanz et al. "Dynamic sleep transistor and body bias for active leakage power control of microprocessors," IEEE JSSC, vol. 38, pp. 1838--1845, 2003.
• 6: Anantha P. Chandrakasan , William J. Bowhill , Frank Fox, Design of High-Performance Microprocessor Circuits, Wiley-IEEE Press, 2000
• 7: A. Keshavarzi , S. Ma , S. Narendra , B. Bloechel , K. Mistry , T. Ghani , S. Borkar , V. De, Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs, Proceedings of the 2001 international symposium on Low power electronics and design, p.207-212, August 2001, Huntington Beach, California, United States [doi>10.1145/383082.383135]
• 8: Luciano Lavagno , Patrick C. McGeer , Alexander Saldanha , Alberto L. Sangiovanni-Vincentelli, Timed shared circuits: a power-efficient design style and synthesis tool, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.254-260, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217538]
• 9: Michael Liu , Wei-Shen Wang , Michael Orshansky, Leakage power reduction by dual-vth designs under probabilistic analysis of vth variation, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA [doi>10.1145/1013235.1013243]
• 10: Predictive Technology Model, http://www.device.eecs.berkeley.edu/
• 11: SIS, University of California at Berkeley.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles

General Terms:
Algorithms, Design, Performance