Fine-grained application source code profiling for ASIP design

ABSTRACT

Current Application Specific Instruction set Processor (ASIP) design methodologies are mostly based on iterative architecture exploration that uses Architecture Description Languages (ADLs) and retargetable software development tools. However, for improved design efficiency, additional pre-architecture exploration tools are required to help narrow-down the huge design space and making coarsegrained Instruction Set Architecture (ISA) decisions before detailed ADL modeling. Extensive application code profiling is the key in such early design stages. Based on a novel code instrumentation technology, we present a microprofiling approach that fills the current gap between source-level and instruction-level profilers and combines their advantages w.r.t. speed and accuracy. We show how the microprofiler is embedded into an advanced ASIP design flow and justify its use in a case study to design an MP3 decoder ASIP.

REFERENCES

• 1: Joseph A. Fisher, Customized instruction-sets for embedded processors, Proceedings of the 36th ACM/IEEE conference on Design automation, p.253-257, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309923]
• 2: Alex Orailoglu , Alex Veidenbaum, Guest Editors' Introduction: Application-Specific Microprocessors, IEEE Design & Test, v.20 n.1, p.6-7, January 2003 [doi>10.1109/MDT.2003.1173046]
• 3: Fei Sun , Srivaths Ravi , Anand Raghunathan , Niraj K. Jha, Synthesis of custom processors based on extensible platforms, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.641-648, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774667]
• 4: David Goodwin , Darin Petkov, Automatic generation of application specific processors, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA [doi>10.1145/951710.951730]
• 5: H. Scharwaechter, D. Kammler, A. Wieferink et al.: ASIP Archiecture Exploration for Efficient IPsec Encryption, SCOPES, 2004
• 6: Kubilay Atasu , Laura Pozzi , Paolo Ienne, Automatic application-specific instruction-set extensions under microarchitectural constraints, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775897]
• 7: Nathan Clark , Hongtao Zhong , Scott Mahlke, Processor Acceleration Through Automated Instruction Set Customization, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.129, December 03-05, 2003
• 8: SpixTools: Introduction and User's Manual, TR 93-6, Sun Microsystems, Feb 1993
• 9: VTune: http://www.intel.com/software/products/vtune
• 10: Dinesh C. Suresh , Walid A. Najjar , Frank Vahid , Jason R. Villarreal , Greg Stitt, Profiling tools for hardware/software partitioning of embedded applications, Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, June 11-13, 2003, San Diego, California, USA
• 11: LISATek products: http://www.coware.com
• 12: Achim Nohl , Gunnar Braun , Oliver Schliebusch , Rainer Leupers , Heinrich Meyr , Andreas Hoffmann, A universal technique for fast and flexible instruction-set architecture simulation, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.513927]
• 13: Mehrdad Reshadi , Prabhat Mishra , Nikil Dutt, Instruction set compiled simulation: a technique for fast and flexible instruction set simulation, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776026]
• 14: Massimo Ravasi , Marco Mattavelli, High-level algorithmic complexity evaluation for system design, Journal of Systems Architecture: the EUROMICRO Journal, v.48 n.13-15, p.403-427, May 2003 [doi>10.1016/S1383-7621(03)00038-9]
• 15: Lukai Cai , Andreas Gerstlauer , Daniel Gajski, Retargetable profiling for rapid, early system-level design space exploration, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996651]
• 16: Ashok Halambi , Peter Grun , Vijay Ganesh , Asheesh Khare , Nikil Dutt , Alex Nicolau, EXPRESSION: a language for architecture exploration through compiler/simulator retargetability, Proceedings of the conference on Design, automation and test in Europe, p.100-es, January 1999, Munich, Germany [doi>10.1145/307418.307549]
• 17: R. Leupers, O. Wahlen, M. Hohenauer et al.: An Executable Intermediate Representation for Retargetable Compilation and High-Level Code Optimization, Int. Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS), 2003
• 18: R. A. Uhlig, T. N. Mudge : Trace-driven Memory Simulation: A Survey, Proceedings of the ACM Computing Surveys, 1997
• 19: Dinero : http://www.cs.wisc.edu/markhill/dineroiv/
• 20: MPG123 Distribution :http://ftp.tu-clausthal.de/pub/unix/audio/mpg123
• 21: Softfloat distribution : http://www.cs.berkeley.edu/~jhauser/arithmetic/SoftFloat.html
• 22: P. Giusto , G. Martin , E. Harcourt, Reliable estimation of execution time of embedded software, Proceedings of the conference on Design, automation and test in Europe, p.580-589, March 2001, Munich, Germany
• 23: Jwahar R. Bammi , Wido Kruijtzer , Luciano Lavagno , Edwin Harcourt , Mihai T. Lazarescu, Software performance estimation strategies in a system-level design tool, Proceedings of the eighth international workshop on Hardware/software codesign, p.82-86, May 2000, San Diego, California, United States [doi>10.1145/334012.334028]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.3 Other Architecture Styles

General Terms:
Design, Performance

Keywords:
ASIPs, codesign, customizable processors, profiling