ACM Home Page
Please provide us with feedback. Feedback
Digital Library logoTake a look at the new version of this page: [ beta version ]. Tell us what you think.
Simulation based deadlock analysis for system level designs
Full text PdfPdf (1.26 MB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 42nd annual Design Automation Conference table of contents
Anaheim, California, USA
SESSION: Performance, energy, and fault-tolerance considerations for MPSoC designs table of contents
Pages: 260 - 265  
Year of Publication: 2005
ISBN:1-59593-058-2
Authors
Xi Chen  University of California, Riverside, CA
Abhijit Davare  University of California, Berkeley, CA
Harry Hsieh  University of California, Riverside, CA
Alberto Sangiovanni-Vincentelli  University of California, Berkeley, CA
Yosinori Watanabe  Cadence Berkeley Laboratories, Berkeley, CA
Sponsors
ACM: Association for Computing Machinery
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 3,   Downloads (12 Months): 46,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1065579.1065647
What is a DOI?

ABSTRACT

In the design of highly complex, heterogeneous, and concurrent systems, deadlock detection and resolution remains an important issue. In this paper, we systematically analyze the synchronization dependencies in concurrent systems modeled in the Metropolis design environment, where system functions, high level architectures and function-architecture mappings can be modeled and simulated. We propose a data structure called the dynamic synchronization dependency graph, which captures the runtime (blocking) dependencies. A loop-detection algorithm is then used to detect deadlocks and help designers quickly isolate and identify modeling errors that cause the deadlock problems. We demonstrate our approach through a real world design example, which is a complex functional model for video processing and a high level model of function-architecture mapping.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
 
3
4
5
6
 
7
8
9
 
10
 
11
K. Keutzer, S. Malik, A. R. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli. System level design: orthogonalization of concerns and platform-based design. IEEE Transactions on Computer-Aided Design, 19(12):1523--1543, Dec. 2000.
12
 
13
 
14
 
15
 
16
J. L. Peterson and A. Silbershatz. Operating System Concepts. Addison-Wesley, 1983.
 
17

Collaborative Colleagues:
Xi Chen: colleagues
Abhijit Davare: colleagues
Harry Hsieh: colleagues
Alberto Sangiovanni-Vincentelli: colleagues
Yosinori Watanabe: colleagues