A side-channel leakage free coprocessor IC in 0.18µm CMOS for embedded AES-based cryptographic and biometric processing

ABSTRACT

Security ICs are vulnerable to side-channel attacks (SCAs) that find the secret key by monitoring the power consumption and other information that is leaked by the switching behavior of digital CMOS gates. This paper describes a side-channel attack resistant coprocessor IC and its design techniques. The IC has been fabricated in 0.18µm CMOS. The coprocessor, which is used for embedded cryptographic and biometric processing, consists of four components: an Advanced Encryption Standard (AES) based cryptographic engine, a fingerprint-matching oracle, a template storage, and an interface unit. Two functionally identical coprocessors have been fabricated on the same die. The first, 'secure', coprocessor is implemented using a logic style called Wave Dynamic Digital Logic (WDDL) and a layout technique called differential routing. The second, 'insecure', coprocessor is implemented using regular standard cells and regular routing techniques. Measurement-based experimental results show that a differential power analysis (DPA) attack on the insecure coprocessor requires only 8,000 acquisitions to disclose the entire 128b secret key. The same attack on the secure coprocessor still does not disclose the entire secret key at 1,500,000 acquisitions. This improvement in DPA resistance of at least 2 orders of magnitude makes the attack de facto infeasible. The required number of measurements is larger than the lifetime of the secret key in most practical systems.

REFERENCES

• 1: M. Renaudin , F. Bouesse , Ph. Proust , J. P. Tual , L. Sourgen , F. Germain, High Security Smartcards, Proceedings of the conference on Design, automation and test in Europe, p.10228, February 16-20, 2004
• 2: P. Kocher, R. Lee, G. McGraw, A. Raghunathan and S. Ravi, "Security as a New Dimension in Embedded System Design," DAC, pp. 753--760, 2004.
• 3: E. Oswald, S. Mangard and N. Pramstaller, "Secure and Efficient Masking of AES - A Mission Impossible?," IACR Cryptology ePrint, 2004.
• 4: Kris Tiri , Ingrid Verbauwhede, A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation, Proceedings of the conference on Design, automation and test in Europe, p.10246, February 16-20, 2004
• 5: K. Tiri and I. Verbauwhede, "A Digital Design Flow for Secure Integrated Circuits," submitted IEEE TCAD.
• 6: K. Tiri and I. Verbauwhede, "Place and Route for Secure Standard Cell Design," CARDIS, pp. 143--158, 2004.
• 7: D. Hwang, P. Schaumont, K. Tiri and I. Verbauwhede, "Making Embedded Systems Secure," accepted IEEE Security & Privacy Magazine.
• 8: S. Moore, R. Anderson, R. Mullins, G. Taylor and J. Fournier, "Balanced self-checking asynchronous logic for smart card applications" Microprocessors and Microsystems 27.9, pp. 421--430, 2003.
• 9: N. Pramstaller, F. Gurkaynak, S. Hane, H. Kaeslin, N. Felber, and W. Fichtner, "Towards an AES Crypto-chip Resistant to Differential Power Analysis", ESSCIRC, pp. 307--310, 2004.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.0 General

Additional Classification:
  E. Data
  E.3 DATA ENCRYPTION

General Terms:
Design, Security

Keywords:
countermeasure, differential power analysis, encryption, security IC, side-channel attack, smart card