Minimizing peak current via opposite-phase clock tree

ABSTRACT

Although a lot of research efforts have been made in the minimization of the total power consumption caused by the clock tree, no attention has been paid to the minimization of the peak current caused by the clock tree. In this paper, we propose an opposite-phase scheme for peak current reduction. Our basic idea is to divide the clock buffers at each level of the clock tree into two sets: an half of clock buffers operate at the same phase of the clock source, and another half of clock buffers operate at the opposite phase of the clock source. Consequently, our approach can reduce the peak current of the clock tree nearly 50%. Experimental data consistently show that our approach works well in practice.

REFERENCES

• 1: J.L. Neves and E.G. Friedman, "Minimizing Power Dissipation in Non-Zero Skew-Based Clock Distribution Network", Proc. of IEEE International Symposium on Circuits and Systems, vol. 3, pp. 1576--1579, 1995.
• 2: Jatuchai Pangjun , Sachin S. Sapatnekar, Low-power clock distribution using multiple voltages and reduced swings, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.309-318, June 2002 [doi>10.1109/TVLSI.2002.1043334]
• 3: Qi Wang , Sumit Roy, Power minimization by clock root gating, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan [doi>10.1145/1119772.1119821]
• 4: Kai Wang , Malgorzata Marek-Sadowska, Buffer sizing for clock power minimization subject to general skew constraints, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996614]
• 5: Ashok Vittal , Hein Ha , Forrest Brewer , Malgorzata Marek-Sadowska, Clock skew optimization for ground bounce control, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.395-399, November 10-14, 1996, San Jose, California, United States
• 6: L. Benini , P. Vuillod , A. Bogliolo , G. De Micheli, Clock Skew Optimization for Peak Current Reduction, Journal of VLSI Signal Processing Systems, v.16 n.2-3, p.117-130, June/July 1997 [doi>10.1023/A:1007982806152]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Layout

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Placement and routing

General Terms:
Design, Reliability

Keywords:
clock network synthesis, low power, physical design