A combined feasibility and performance macromodel for analog circuits

ABSTRACT

The need to reuse the performance macromodels of an analog circuit topology challenges existing regression based modeling techniques. A model of good reusability should have a number of independent design parameters and each parameter can vary in a large numeric range. On the other hand, these requirements can cause a large percentage of functionally incorrect designs in the design space and thus results in a sparse feasible design space. They also complicate the mathematical relationship between the performance parameters and the design parameters. In order to tackle these challenges, this paper presents a combined feasibility and performance macromodel based on Support Vector Machines (SVMs). The feasibility model identifies the feasible designs that satisfy the design constraints. The performance macromodel is valid for feasible designs. Feasibility macromodeling is formulated as a classification problem while performance macromeling as a regression problem. An active learning scheme [5] has been applied to improve the accuracy of the feasibility model much faster than only using uniformly distributed designs in the entire design space. Our experiment shows that the performance macromodels in the feasible design space are more accurate and faster to construct and evaluate than performance macromodels in the entire design space without functional or performance constraints considered.

REFERENCES

• 1: Ovidiu Bajdechi , Johan H. Huijsing , Georges Gielen, Optimal design of delta-sigma ADCs by design space exploration, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514031]
• 2: C.-C. Chang and C.-J. Lin. LIBSVM: a library for support vector machines, 2001. Software available at http://www.csie.ntu.edu.tw/~cjlin/libsvm.
• 3: W. Daems, G. Gielen, and W. Sansen. Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits. IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems, 22(5):517--534, 2003.
• 4: B. De Smedt and G. Gielen. WATSON: design space boundary exploration and model generation for analog and RFIC design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(2):213--224, 2003.
• 5: Mengmeng Ding , Ranga Vemuri, An Active Learning Scheme Using Support Vector Machines for Analog Circuit Feasibility Classification, Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05), p.528-534, January 03-07, 2005 [doi>10.1109/ICVD.2005.47]
• 6: Alex Doboli , Adrian Nunez-Aldana , Nagu Dhanwada , Sree Ganesan , Ranga Vemuri, Behavioral synthesis of analog systems using two-layered design space exploration, Proceedings of the 36th ACM/IEEE conference on Design automation, p.951-957, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310105]
• 7: M. Hershenson, S. Boyd, and T. Lee. Optimal design of a CMOS op-amp via geometric programming. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(1):1--21, 2001.
• 8: Tholom Kiely , Georges Gielen, Performance Modeling of Analog Integrated Circuits Using Least-Squares Support Vector Machines, Proceedings of the conference on Design, automation and test in Europe, p.10448, February 16-20, 2004
• 9: A. Nunez-Aldana and R. Vemuri. An analog performance estimator for improving the effectiveness of CMOS analog systems circuit synthesis. In Proceedings of Design, Automation and Test in Europe Conference and Exhibition, pages 406--411, 2001.
• 10: Guido Stehr , Michael Pronath , Frank Schenkel , Helmut Graeb , Kurt Antreich, Initial Sizing of Analog Integrated Circuits by Centering Within Topology-Given Implicit Specification, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.241, November 09-13, 2003 [doi>10.1109/ICCAD.2003.85]
• 11: Vladimir N. Vapnik, The nature of statistical learning theory, Springer-Verlag New York, Inc., New York, NY, 1995
• 12: Martin Vogels , Georges Gielen, Architectural selection of A/D converters, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776076]
• 13: G. Wolfe and R. Vemuri. Extraction and use of neural network models in automated synthesis of operational amplifiers. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(2):198--212, 2003.
• 14: S. Zizala, J. Eckmueller, and H. Grab. Fast calculation of analog circuits' feasibility regions by low level functional measures. In IEEE International Conference on Electronics, Circuits and Systems, pages 85--88, 1998.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

Additional Classification:
  I. Computing Methodologies
  I.6 SIMULATION AND MODELING
      I.6.5 Model Development

General Terms:
Algorithms, Design, Performance

Keywords:
active learning, feasibility models, performance macromodeling