Automated nonlinear Macromodelling of output buffers for high-speed digital applications

ABSTRACT

We present applications of a recently developed automated nonlinear macromodelling approach to the important problem of macromodelling high-speed output buffers/drivers. Good nonlinear macromodels of such drivers are essential for fast signal-integrity and timing analysis in high-speed digital design. Unlike traditional black-box modelling techniques, our approach extracts nonlinear macromodels of digital drivers automatically from SPICE-level descriptions. Thus it can naturally capture transistor-level nonlinearities in the macromodels, resulting in far more accurate signal integrity analysis, while retaining significant speedups. We demonstrate the technique by automatically extracting macromodels for two typical digital drivers. Using the macromodel, we obtain about 8x speedup in average with excellent accuracy in capturing different loading effects, crosstalk, simultaneous switching noise (SSN), etc.

REFERENCES

• 1: I/O Buffer Information Specification (IBIS) Ver. 4.1. http://www.eigroup.org/ibis.
• 2: A. Boni, A. Pierazzi, and D. Vecchi. LVDS I/O Interface for Gb/s-per-Pin Operation in 0.35-um CMOS. IEEE J. Solid-State Ckts., 36(4):706--711, Apr. 2001.
• 3: Ning Dong , Jaijeet Roychowdhury, Piecewise polynomial nonlinear model reduction, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775957]
• 4: N. Dong and J. Roychowdhury. Automated Extraction of Broadly Applicable Nonlinear Analog Macromodels from SPICE-level Descriptions. Proc. IEEE CICC, 2004.
• 5: P. Feldmann and R. Freund. Efficient linear circuit analysis by Padé approximation via the Lanczos process. IEEE Trans. CAD, 14(5):639--649, May 1995.
• 6: R. Freund. Reduced-order modeling techniques based on Krylov subspaces and their use in circuit simulation. Technical Report 11273-980217-02TM, Bell Laboratories, 1998.
• 7: Roland W. Freund, Krylov-subspace methods for reduced-order modeling in circuit simulation, Journal of Computational and Applied Mathematics, v.123 n.1-2, p.395-421, Nov. 2000 [doi>10.1016/S0377-0427(00)00396-4]
• 8: K. Gallivan, E. Grimme, and P. V. Dooren. Asymptotic waveform evaluation via a lanczos method. Appl. Math. Lett., 7:75--80, 1994.
• 9: E. Grimme. Krylov Projection Methods for Model Reduction. PhD thesis, University of Illinois, EE Dept, Urbana-Champaign, 1997.
• 10: Payam Heydari, Design and Analysis of Low-Voltage Current-Mode Logic Buffers, Proceedings of the 4th International Symposium on Quality Electronic Design, p.293, March 24-26, 2003
• 11: Peng Li , Lawrence T. Pileggi, NORM: compact model order reduction of weakly nonlinear systems, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775955]
• 12: B. Mutnury, M. Swaminathan, and J. Libous. Macro-modeling of non-linear I/O drivers using spline functions and finite time difference approximation. Proc. Electrical Performance of Electronic Packaging, pages 273--276, 2003.
• 13: Joel R. Phillips, Projection frameworks for model reduction of weakly nonlinear systems, Proceedings of the 37th conference on Design automation, p.184-189, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337380]
• 14: M. Rewienski and J. White. A Trajectory Piecewise-Linear Approach to Model Order Reduction and Fast Simulation of Nonlinear Circuits and Micromachined Devices. IEEE Trans. CAD, 22(2), Feb. 2003.
• 15: Jaijeet Roychowdhury, Reduced-order modelling of linear time-varying systems, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.92-95, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288581]
• 16: J. Roychowdhury. Reduced-order modelling of time-varying systems. IEEE Trans. Ckts. Syst. - II: Sig. Proc., 46(10), Nov. 1999.
• 17: J. Roychowdhury. An Overview of Automated Macromodelling Techniques for Mixed-Signal Systems. Proc. IEEE CICC, 2004.
• 18: J. Savoj and B. Razavi. A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector. IEEE J. Solid-State Ckts., 36:761--768, May 2001.
• 19: I. Stievano, F. Canavero, Z. Chen, G. katopis, and I. Maio. Parametric macromodels of drivers for SSN simulations. IEEE Trans. Electromagnetic Compat., 2:616-621, Aug. 2003.
• 20: Dmitry Vasilyev , Michal Rewienski , Jacob White, A TBR-based trajectory piecewise-linear algorithm for generating accurate low-order models for nonlinear analog circuits and MEMS, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775958]
• 21: Baolin Yang , Bruce McGaughy, An Essentially Non-Oscillatory (ENO) high-order accurate Adaptive table model for device modeling, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996796]
• 22: Q. J. Zhang , K. C. Gupta, Neural Networks for RF and Microwave Design (Book + Neuromodeler Disk), Artech House, Inc., Norwood, MA, 2000

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Simulation

General Terms:
Algorithms

Keywords:
I/O buffer macromodeling, nonlinear macromodeling