Cooperative multithreading on 3mbedded multiprocessor architectures enables energy-scalable design

ABSTRACT

We propose an embedded multiprocessor architecture and its associated thread-based programming model. Using a cycle-true simulation model of this architecture, we are able to estimate energy savings for a threaded C program. The savings are obtained by voltage- and frequency-scaling of the individual processors. We port a fingerprint minutiae detection application onto this architecture, and show the resulting performance on single-, dual-, and quad-processor configurations. The energy-scaled quadprocessor version results in a 77% energy reduction over the single-processor non-scaled implementation, at only a 2.2% degradation in cycle count.

REFERENCES

• 1: Gregory R. Andrews, Concurrent programming: principles and practice, Benjamin-Cummings Publishing Co., Inc., Redwood City, CA, 1991
• 2: Alexandru Andrei , Marcus Schmitz , Petru Eles , Zebo Peng , Bashir M. Al-Hashimi, Overhead-Conscious Voltage Selection for Dynamic and Leakage Energy Reduction of Time-Constrained Systems, Proceedings of the conference on Design, automation and test in Europe, p.10518, February 16-20, 2004
• 3: Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm , Dean M. Tullsen, Simultaneous Multithreading: A Platform for Next-Generation Processors, IEEE Micro, v.17 n.5, p.12-19, September 1997 [doi>10.1109/40.621209]
• 4: Krisztián Flautner , Steve Reinhardt , Trevor Mudge, Automatic performance setting for dynamic voltage scaling, Wireless Networks, v.8 n.5, p.507-520, September 2002 [doi>10.1023/A:1016546330128]
• 5: Martti Forsell, A Scalable High-Performance Computing Solution for Networks on Chips, IEEE Micro, v.22 n.5, p.46-55, September 2002 [doi>10.1109/MM.2002.1044299]
• 6: J. Goodacre, "Challenges in programming multiprocessor platforms," 4th International seminar on Application-Specific MPSOC, France, 2004.
• 7: John L. Hennessy , David A. Patterson, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 02
• 8: A. Jerraya, W. Wolf, "Multiprocessor Systems-on-Chips," Morgan Kaufmann, Sept 2004, ISBN 0-12-385251-X.
• 9: Ravindra Jejurikar , Cristiano Pereira , Rajesh Gupta, Leakage aware dynamic voltage scaling for real-time embedded systems, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996650]
• 10: J. Rabaey, "Power Management in Wireless SOCs," 4th International seminar on Application-Specific MPSOC, France, 2004.
• 11: D. Keppel, "Tools and Techniques for Building Fast Portable Threads Packages," UWCSE 93-05-06, U. Washington, 1993.
• 12: Steven M. Martin , Krisztian Flautner , Trevor Mudge , David Blaauw, Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.721-725, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774678]
• 13: Frederic Petrot , Pascal Gomez, Lightweight Implementation of the POSIX Threads API for an On-Chip MIPS Multiprocessor with VCI Interconnect, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20051, March 03-07, 2003
• 14: Johan Pouwelse , Koen Langendoen , Henk J. Sips, Application-directed voltage scaling, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.812-826, October 2003 [doi>10.1109/TVLSI.2003.814324]
• 15: S. Yang, K. Sakiyama, I. Verbauwhede, "A compact and efficient fingerprint verification system for secure embedded systems," 37th Asilomar Conference, Nov 2003:2058--2062.
• 16: C. Ussery, " Method of generating application specific integrated circuits using a programmable hardware architecture," US. Pat. 6,075,935, 12/1/1997.
• 17: Wei Qin , Sharad Malik, Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation, Proceedings of the conference on Design, Automation and Test in Europe, p.10556, March 03-07, 2003
• 18: Patrick Schaumont , Ingrid Verbauwhede, Interactive Cosimulation with Partial Evaluation, Proceedings of the conference on Design, automation and test in Europe, p.10642, February 16-20, 2004

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

General Terms:
Design, Performance