Logic soft errors in sub-65nm technologies design and CAD challenges

ABSTRACT

Logic soft errors are radiation induced transient errors in sequential elements (flip-flops and latches) and combinational logic. Robust enterprise platforms in sub-65nm technologies require designs with built-in logic soft error protection. Effective logic soft error protection requires solutions to the following three problems: (1) Accurate soft error rate estimation for combinational logic networks; (2) Automated estimation of system effects of logic soft errors, and identification of regions in a design that must be protected; and, (3) New cost-effective techniques for logic soft error protection, because classical fault-tolerance techniques are very expensive.

REFERENCES

• 1: H.T. Nguyen and Y. Yagil, "A Systematic Approach to SER Estimation and Solutions", Proc. Intl. Reliability Physics Symp., pp. 60--70, 2003.
• 2: Nicholas J. Wang , Justin Quek , Todd M. Rafacz , Sanjay J. patel, Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline, Proceedings of the 2004 International Conference on Dependable Systems and Networks (DSN'04), p.61, June 28-July 01, 2004
• 3: Subhasish Mitra , Norbert Seifert , Ming Zhang , Quan Shi , Kee Sup Kim, Robust System Design with Built-In Soft-Error Resilience, Computer, v.38 n.2, p.43-52, February 2005 [doi>10.1109/MC.2005.70]
• 4: Kumar K. Goswami , Ravishankar K. Iyer , Luke Young, DEPEND: A Simulation-Based Environment for System Level Dependability Analysis, IEEE Transactions on Computers, v.46 n.1, p.60-74, January 1997 [doi>10.1109/12.559803]
• 5: Shubhendu S. Mukherjee , Christopher Weaver , Joel Emer , Steven K. Reinhardt , Todd Austin, A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.29, December 03-05, 2003
• 6: P. Hazucha, et al., "Measurements and Analysis of SER-Tolerant Latch in a 90nm Dual Vt CMOS Process," IEEE Journal Solid State Circuits, pp. 1536--1543, Sept. 2004.
• 7: T. Karnik, et al., "Impact of body bias on alpha- and neutron-induced soft error rates of flip-flops," VLSI Circuits Symp., pp. 324--325, 2004.
• 8: T. Calin, M. Nicolaidis, and R. Velaco, "Upset Hardened Memory Design for Submicron CMOS Technology," IEEE Trans. Nucl. Sci., Vol. 43, pp. 2874--2878, Dec. 1996.
• 9: T. Karnik, et al., "Selective Node Engineering for Chip-level Soft Error Rate Improvement," VLSI Circuits Symp., pp. 204--205, 2002.
• 10: L. Spainhower and T. A. Gregg, "S/390 Parallel Enterprise Server G5 Fault Tolerance," IBM Journal Research & Development., pp. 863--873, Sept./Nov. 1999.
• 11: Shubhendu S. Mukherjee , Michael Kontz , Steven K. Reinhardt, Detailed design and evaluation of redundant multithreading alternatives, Proceedings of the 29th annual international symposium on Computer architecture, p.99, May 25-29, 2002, Anchorage, Alaska
• 12: N. Oh, P.P. Shirvani and E.J. McCluskey, "Error Detection by Duplicated Instructions in Super-Scalar Processors," IEEE Trans. Reliability, pp. 63--75, March 2002
• 13: Nirmal R. Saxena , Santiago Fernandez-Gomez , Wei-Je Huang , Subhasish Mitra , Shu-Yi Yu , Edward J. McCluskey, Dependable Computing and Online Testing in Adaptive and Configurable Systems, IEEE Design & Test, v.17 n.1, p.29-41, January 2000 [doi>10.1109/54.825675]
• 14: Tanay Karnik , Peter Hazucha , Jagdish Patel, Characterization of Soft Errors Caused by Single Event Upsets in CMOS Processes, IEEE Transactions on Dependable and Secure Computing, v.1 n.2, p.128-143, April 2004 [doi>10.1109/TDSC.2004.14]
• 15: S. Narendra, et al., "1.1V 1GHz communications router with on-chip body bias in 150nm CMOS," Proc. IEEE Solid-State Circuits Conference, Volume 2, pp. 218--482, Feb 2002.
• 16: N. Seifert and N. Tam, "Timing Vulnerability Factors of Sequentials", IEEE Trans. Device and Materials Reliability, Vol. 4, No. 3, p. 516--522, September 2004.
• 17: N. Seifert, et al., "Radiation-Induced Clock Jitter and Race", Proc. Intl. Reliability Physics Symp., 2005.
• 18: R. Baumann, "The Impact of Technology Scaling on Soft Error Rate Performance and Limits to the Efficacy of Error Correction," Proc. Intl. Electron Devices Meeting, pp. 329--332, 2002.
• 19: Ming Zhang , N. R. Shanbhag, A soft error rate analysis (SERA) methodology, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.111-118, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382553]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Design, Reliability

Keywords:
architectural vulnerability factor, built-in soft error resilience, derating, error blocking, error detection, recovery, soft error