Challenges and design choices in nanoscale CMOS

ABSTRACT

The driving force for the semiconductor industry growth has been the elegant scaling nature of CMOS technology. In this article, we will first review the history of technology scaling that follows Moore's law from the prespective of microprocessor designs. Challenges to continue the historical scaling trends will be highlighted and design choices to address two specific challenges, process variation and leakage power, will be discussed. In nanoscale CMOS technology generations, supply and threshold voltages will have to continually scale to sustain performance increase, limit energy consumption, control power dissipation, and maintain reliability. These continual scaling requirements on supply and threshold voltages pose several technology and circuit design challenges. One such challenge is the expected increase in process variation and the resulting increase in design margins. Concept of adaptive circuit schemes to deal with increasing design margins will be explained. Next, with threshold voltage scaling, subthreshold leakage power has become a significant portion of total power in nanoscale CMOS systems. Therefore, it has become imperative to accurately predict and minimize leakage power of such systems, especially with increasing within-die threshold voltage variation. A model that predicts system leakage based on first principles will be presented and circuit techniques to reduce system leakage will be discussed. It is essential to point out that this article does not cover all challenges that nanoscale CMOS systems face. Challenges that are not detailed in the main sections of the article and speculation on what future nanoscale silicon based CMOS systems might resemble are summarized.

REFERENCES

• 1: Aller, I., Bernstein, K., Ghoshal, U., Schettler, H., Schuster, S., Taur, Y., and Terreiter, O. 2000. CMOS circuit technology for sub-ambient temperature operation. In Proceedings of the International Solid-State Circuits Conference. 214--215.
• 2: Ang, M., Salem, R., and Taylor, A. 2000. An on-chip voltage regulator using switched decoupling capacitors. In Proceedings of the International Solid-State Circuits Conference. 438--439.
• 3: Antoniadis, D. and Chung, J. E. 1991. Physics and technology of ultra short channel MOSFET devices. In Proceedings of the International Electron Devices Meeting. 21--24.
• 4: Asenov, A., Slavcheva, G., Brown, A. R., Davies, J. H., and Saini, S. 2001. Increase in the random dopant induced threshold fluctuations and lowering in sub-100 nm MOSFETs due to quantum effects: A 3-D density-gradient simulation study. IEEE Trans. Elect. Dev. 48, 4 (Apr.), 722--729.
• 5: Banerjee, K., Lin, S.-C., Keshavarzi, A., Narendra, S., and De, V. 2003. A self-consistent junction temperature estimation methodology for nanometer scale ICs with implications for performance and thermal management. In Proceedings of the International Electron Devices Meeting (Dec.). 36.7.1--36.7.4.
• 6: Bowman, K., Duvall, S., and Meindl, J. 2001. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution. In Proceedings of the International Solid-State Circuits Conference. 278--279.
• 7: Chandrakasan, A., Sheng, S., and Brodersen, R. W. 1992. Low-power CMOS digital design. IEEE J. Solid-State Circ. 27 (Apr.), 473--484.
• 8: Chau, R., Boyanov, B., Doyle, B., Doczy, M., Datta, S., Hareland, S., Jin, B., Kavalieros, J., and Metz, M. 2003. Silicon nano-transistors for logic applications. Physica E. Low-Dimen. Syst. Nanostruct. 19, 1--2 (July), 1--5.
• 9: Chau, R., Datta, S., Doczy, M., Doyle, B., Kavalieros, J., and Metz, M. 2004. High-k/metal-gate stack and its MOSFET characteristics. IEEE Electron Dev. Lett. 25 (June), 408--410.
• 10: Chen, Z., Shott, J., Burr, J., and Plummer, J. D. 1994. CMOS technology scaling for low voltage low power applications. In Proceedings of the IEEE Symposium on Low Power Electrons. IEEE Computer Society Press, Los Alamitos, Calif. 56--57.
• 11: Zhanping Chen , Mark Johnson , Liqiong Wei , Kaushik Roy, Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks, Proceedings of the 1998 international symposium on Low power electronics and design, p.239-244, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280917]
• 12: De, V. 2000. Forward biased MOS circuits. United States Patent, Patent number: 6,166,584. Filed: June 1997, Issued: Dec. 2000.
• 13: Vivek De , Shekhar Borkar, Technology and design challenges for low power and high performance, Proceedings of the 1999 international symposium on Low power electronics and design, p.163-168, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313908]
• 14: Gardner, D., Crawford, A. M., and Wang, S. 2001. High frequency (GHz) and low resistance integrated inductors using magnetic materials. In Proceedings of the International Technology Conference. 101--103.
• 15: Ghoshal, U. and Schmidt, R. 2000. Refrigeration technologies for sub-ambient temperature operation of computing systems. In Proceedings of the International Solid-State Circuits Conference. 216--217.
• 16: Goodson, K. Research available at www.stanford.edu/group/microheat/hex.html.
• 17: Grove, A. 2002. IEDM 2002 Keynote Luncheon Speech. http://www.intel.com/pressroom/archive/speeches/grove_20021210.pdf.
• 18: Hoeneisen, B. and Mead, C. A. 1972. Fundamental limitations in microelectronics I: MOS technology. Solid-State Electron. 15 (July), 819--829.
• 19: Hone, J., Batlogg, B., Benes, Z., Johnson, A. T., and Fischer, J. E. 2000. Quantized phonon spectrum of single-wall carbon nanotubes. Science 289 (Sept.), 1730--1733.
• 20: Horiguchi, M., Sakata, T., and Itoh, K. 1993. Switched-source-impedance CMOS circuit for low standby sub-threshold current giga-scale LSI's. IEEE J. Solid-State Circ. 28 (Nov.), 1131--1135.
• 21: Huang, X., Lee, W.-C., Kuo, C., Hisamoto, D., Chang, L., Kedzierski, J., Anderson, E., Takeuchi, H., Choi, Y.-K., Asano, K., Subramanian, V., King, T.-J., Bokor, J., and Hu, C. 1999. Sub 50-nm FinFET: PMOS. IEDM Tech. Dig. 67--70.
• 22: Intel. http://www.intel.com/research/silicon/mooreslaw.htm.
• 23: Jackson, K. 2001. Optimal MOSFET Design for Low Temperature Operation. MIT EECS Doctoral Thesis.
• 24: Kao, J. and Chandrakasan, A. 2000. Dual-threshold voltage techniques for low power digital circuits. IEEE J. Solid-State Circ. 35 (July), 1009--1018.
• 25: James Kao , Siva Narendra , Anantha Chandrakasan, MTCMOS hierarchical sizing based on mutual exclusive discharge patterns, Proceedings of the 35th annual conference on Design automation, p.495-500, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277180]
• 26: Kawahara, T., Horiguchi, M., Kawajiri, Y., Kitsukawa, G., and Kure, T. 1993. Sub-threshold current reduction for decoded-driver by self-reverse biasing. IEEE J. Solid-State Circ. 28 (Nov.), 1136--1144.
• 27: Kempf, K. G. 1998. Improving throughput across the factory life-cycle. Intel Tech. J. Q4.
• 28: A. Keshavarzi , S. Ma , S. Narendra , B. Bloechel , K. Mistry , T. Ghani , S. Borkar , V. De, Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs, Proceedings of the 2001 international symposium on Low power electronics and design, p.207-212, August 2001, Huntington Beach, California, United States [doi>10.1145/383082.383135]
• 29: Kohno, I., Sano, T., Katoh, N., and Yano, K. 2000. Threshold canceling logic (TCL): A post-CMOS logic family scalable down to 0.02 mm. In Proceedings of the International Solid-State Circuits Conference. 218--219.
• 30: Kurd, N. A., Barkarullah, J. S., Dizon, R. O., Fletcher, T. D., and Madland, P. D. 2001. A multi-gigahertz clocking scheme for Intel® Pentium® 4 microprocessor. IEEE J. Solid-State Circ. 36 (Nov.), 1647--1653.
• 31: Kuroda, T., Fujita, T., Mita, S., Nagamatsu, T., Yoshioka, S., Suzuki, K., Sano, F., Norishima, M., Murota, M., Kako, M., Kinugawa, M., Kakumu, M., and Sakurai, T. 1996. A 0.9-V, 150-MHz, 10-mW, 4-mm2, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme. IEEE J. Solid-State Circ. 31 (Nov.), 1770--1779.
• 32: Kursun, V., Narendra, S. G., De, V. K., and Friedman, E. G. 2002. Efficiency analysis of a high frequency buck converter for on-chip integration with a dual-VDD microprocessor. In Proceedings of the European Solid-State Circuits Conference (Sept.), 743--746.
• 33: Volkan Kursun , Siva G. Narendra , Vivek K. De , Eby G. Friedman, MONOLITHIC DC-DC CONVERTER ANALYSIS AND MOSFET GATE VOLTAGE OPTIMIZATION, Proceedings of the 4th International Symposium on Quality Electronic Design, p.279, March 24-26, 2003
• 34: Kursun, V., Schrom, G., De, V. K., Friedman, E. G., and Narendra S. G. 2005. Cascode buffer for monolithic voltage conversion operating at high input supply voltages. In Proceedings of the IEEE International Symposium on Circuits and Systems (May).
• 35: Larrson, P. 1999. Power supply noise in future ICs: A crystal ball reading. In Proceedings of the Custom Integrated Circuits Conference. 467--474.
• 36: Lee, C. H., Lee, S. J., Jeon, T. S., Bai, W. P., Sensaki, Y., Roberts, D., and Kwong, D. L. 2000. Ultra thin ZrO(2) and Zr(27)Si(10)O(63) gate dielectrics directly prepared on si-substrate by rapid thermal processing. SRC Techcon (Sept.). 46.
• 37: Lee, J., Tarachi, G., Wei, A., Langdo, T. A., Fitzgerald, E. A., and Antoniadis, D. 1999. Super self-aligned double-gate (SSDG) MOSFETs utilizing oxidation rate difference and selective epitaxy. In Proceedings of the International Electron Devices Meeting. 71--74.
• 38: Lee, W., Landman, P. E., Barton, B., Abiko, S., Takahashi, H., Mizuno, H., Muramatsu, S., Tashiro, K., Fusumada, M., Pham, L., Boutaud, F., Ego, E., Gallo, G., Tran, H., Lemonds, C., Shih, A., Nandakumar, M., Eklund, R. H., and Chen I.-C. 1997. A 1V DSP for wireless communications. In Proceedings of the IEEE International Solid-State Circuits Conference (Feb.). IEEE Computer Society Press, Los Alamitos, Calif. 92--93.
• 39: Miyazaki, M., Ono, G., Hattori, T., Shiozawa, K., Uchiyama, K., and Ishibashi, K. 2000. A 1000-MIPS/W microprocessor using speed adaptive threshold-voltage CMOS with forward bias. In Proceedings of the International Solid-State Circuits Conference. 420--421.
• 40: Masayuki Miyazaki , Hiroyuki Mizuno , Koichiro Ishibashi, A delay distribution squeezing scheme with speed-adaptive threshold-voltage CMOS (SA-Vt CMOS) for low voltage LSIs, Proceedings of the 1998 international symposium on Low power electronics and design, p.48-53, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280779]
• 41: Mohapatra, N. R., Desai, M. P., Narendra, S., and Rao, V. R. 2002. The effect of high-K gate dielectrics on deep submicrometer CMOS device and circuit performance. IEEE Trans. Elect. Dev. 49 (May), 826--831.
• 42: Moore, G. 2003. No exponential is forever: but “forever” can be delayed. In Proceedings of the International Solid-State Circuits Conference 1 (Feb.), 20--23.
• 43: Moore, G. E. 1965. Cramming more components onto integrated circuits. Electronics 38, 8, April 19.
• 44: Muller, D. A., Sorsch, T., Moccio, S., Baumann, F. H., Evans-Lutterodt, K., and Timp, G. 1999. The electronic structure at the atomic scale of ultrathin gate oxides. Nature 399 (June), 758--761.
• 45: Mutoh, S., Douseki, T., Matsuya, Y., Aoki, T., Shigematsu, S., and Yamada, J. 1995. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS. IEEE J. Solid-State Circ. 30 (Aug.), 847--854.
• 46: Siva Narendra , Dimitri Antoniadis , Vivek De, Impact of using adaptive body bias to compensate die-to-die Vt variation on within-die Vt variation, Proceedings of the 1999 international symposium on Low power electronics and design, p.229-232, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313932]
• 47: Siva Narendra , Vivek De , Dimitri Antoniadis , Anantha Chandrakasan , Shekhar Borkar, Scaling of stack effect and its application for leakage reduction, Proceedings of the 2001 international symposium on Low power electronics and design, p.195-200, August 2001, Huntington Beach, California, United States [doi>10.1145/383082.383132]
• 48: Narendra, S., Keshavarzi, A., Bloechel, B., Borkar, S., and De, V. 2003. Forward body bias for microprocessors in 130nm technology generation and beyond. IEEE J. Solid-State Circ. 38 (May), 696--601.
• 49: Narendra, S., De, V., Borkar, S., Antoniadis, D., and Chandrakasan, A. 2004. Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18-um CMOS. IEEE J. Solid-State Circ. 39 (Sept.), 501--510.
• 50: Poon, H. C., Yau, L. D., Johnston, R. L., and Beecham, D. 1973. DC model for short-channel IGFET's. In Proceedings of the International Electron Devices Meeting. (Dec.). 156--159.
• 51: Sakata, T., Itoh, K., Horiguchi, H., and Aoki, M. 1994. Sub-threshold-current reduction circuits for multi-gigabit DRAM's. IEEE J. Solid-State Circ. 29 (July), 761--769.
• 52: Schulz, M. 1999. The end of the road for silicon. Nature 399 (June), 729--730.
• 53: Rick Smolan , Jennifer Erwitt , Michael S. Malone, One Digital Day: How the Microchip Is Changing Our World, Crown Publishing Group, New York, NY, 1998
• 54: Sun, S. W. and Tsui, P. G. Y. 1994. Limitation of supply voltage scaling by MOSFET threshold-voltage variation. In Proceedings of the Custom Integrated Circuits Conference. 267--270.
• 55: Takashima, D., Oowaki, Y., Watanabe, S., and Ohuchi, K. 1998. Noise suppression scheme for gigabit-scale and gigabyte/s data-rate LSI's. IEEE J. Solid-State Circ. 33 (Feb.), 260--267.
• 56: Yuan Taur , Tak H. Ning, Fundamentals of modern VLSI devices, Cambridge University Press, New York, NY, 1998
• 57: Thompson, S., Packan, P., and Bohr, M. 1998. MOS scaling: Transistor challenges for the 21st century. Intel Tech. J. Q3.
• 58: Tschanz, J., Kao, J., Narendra, S., Nair, R., Antoniadis, D., Chandrakasan, A., and De, V. 2002. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE J. Solid-State Circ. 37 (Nov.), 1396--1402.
• 59: Tschanz, J., Narendra, S., Nair, R., and De, V. 2003. Effectiveness of adaptive supply voltage and body bias for reducing impact of parameter variations in low power and high performance microprocessors. IEEE J. Solid-State Circ. 38 (May), 826--829.
• 60: Tschanz, J., Narendra, S., Ye, Y., Bloechel, B., Borkar, S., and De, V. 2003. Dynamic sleep transistor and body bias for active leakage power control of microprocessors. IEEE J. Solid-State Circ. 38 (Nov.), 1838--1845.
• 61: Yannis Tsividis, Operation and modeling of the MOS transistor, McGraw-Hill, Inc., New York, NY, 1987
• 62: Vangal, S., Anders, M. A., Borkar, N., Seligman, E., Govindarajulu, V., Erraguntla, V., Wilson, H., Pangal, A., Veeramachaneni, V., Tschanz, J. W., Ye, Y., Somasekhar, D., Bloechel, B. A., Dermer, G. E., Krishnamurthy, R. K., Soumyanath, K., Mathew, S., Narendra, S. G., Stan, M. R. Thompson, S., De, V., and Borkar, S. 2002. 5GHz 32b integer-execution core in 130nm dual-VT CMOS. IEEE J. Solid-State Circ. 37 (Nov.), 1421--1432.
• 63: Wann, C., Harrington, J., Mih, R., Biesemans, S., Han, K., Dennard, R., Prigge, O., Lin, C., Mahnkopf, R., and Chen, B. 2000. CMOS with active well bias for low-power and RF/analog applications. In Proceedings of the Symposium on VLSI Technology. 158--159.
• 64: Liqiong Wei , Zhanping Chen , Kaushik Roy , Mark C. Johnson , Yibin Ye , Vivek K. De, Design and optimization of dual-threshold circuits for low-voltage low-power applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.16-24, March 1999 [doi>10.1109/92.748196]
• 65: Yamashita, T., Yoshida, N., Sakamoto, M., Matsumoto, T., Kusunoki, M., Takahashi, H., Wakahara, A., Ito, T., Shimizu, T., Kurita, K., Higeta, K., Mori, K., Tamba, N., Kato, N., Miyamoto, K., Yamagata, R., Tanaka, H., and Hiyama, T. 2000. A 450 Mhz 64b RISC processor using multiple threshold voltage CMOS. In Proceedings of the IEEE International Solid-State Circuits Conference (Feb.). IEEE Computer Society Press, Los Alamitos, Calif. 414--415.
• 66: Ye, Y., Borkar, S., and De, V. 1998. A new technique for standby leakage reduction in high-performance circuits. In Proceedings of the 1998 Symposium on VLSI Circuits (June). 40--41.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.0 General

General Terms:
Design

Keywords:
CMOS, leakage power, nanoscale, process variation