Accuracy driven performance macromodeling of feasible regions during synthesis of analog circuits

ABSTRACT

We propose an accuracy driven synthesis methodology for analog circuits. The proposed approach relies on macro-models for performance estimation and is thus orders of magnitude faster than simulation based synthesis techniques. Unlike existing macro-model based approaches, which use static models, our approach dynamically improves the accuracy of the model during synthesis to ensure true convergence. Our method is based on identifying and accurately modeling those regions in the design space where feasible designs lie. The identified feasible regions and their corresponding models are used in conjunction with an initially generated global model for performance estimation. Experimental results demonstrate that the proposed approach is able to synthesize designs using the enhanced performance models quickly, yet accurately.

REFERENCES

• 1: G. G. E. Gielen, H.C. C. Walscharts, and W. M. C. Sansen. Analog circuit design optimization based on symbolic simulation and simulated annealing. In IEEE Journal of Solid-State Circuits, volume 25, pages 707--713, June 1990.
• 2: Maria del Mar Hershenson , Stephen P. Boyd , Thomas H. Lee, GPCAD: a tool for CMOS op-amp synthesis, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.296-303, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288628]
• 3: Ramesh Harjani , Jianfeng Shao, Feasibility and performance region modeling of analog and digital circuits, Analog Integrated Circuits and Signal Processing, v.10 n.1-2, p.23-43, June/July 1996 [doi>10.1007/BF00713977]
• 4: Glenn Wolfe, Mengmeng Ding, and Ranga Vemuri. Adaptive Sampling and Modeling of Analog Circuit Performance Parameters. In Proc. of IFIP 12th International Conf. on VLSI, 2003.
• 5: Hongzhou Liu , Amit Singhee , Rob A. Rutenbar , L. Richard Carley, Remembrance of circuits past: macromodeling by data mining in large analog design spaces, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514030]
• 6: F. De Bernardinis , M. I. Jordan , A. Sangiovanni Vincentelli, Support vector machines for analog circuit performance representation, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776074]
• 7: Tholom Kiely , Georges Gielen, Performance Modeling of Analog Integrated Circuits Using Least-Squares Support Vector Machines, Proceedings of the conference on Design, automation and test in Europe, p.10448, February 16-20, 2004
• 8: S. Zizala, J. Eckmuller, and H. Graeb. Fast calculation of analog circuits' feasibility regions by low level functional measures. In Proc. of the International Conference on Electronics, Circuits and Systems, pages 85--88, 1998.
• 9: J. Duchon. Splines minimizing rotation-invariant seminorms in sobolev spaces. In Constructive Theory of Functions of Several Variables, No. 571 in Lecture Notes in Mathematics, pages 85--100, 1977.
• 10: Greg Turk , James F. O'Brien, Shape transformation using variational implicit functions, Proceedings of the 26th annual conference on Computer graphics and interactive techniques, p.335-342, July 1999 [doi>10.1145/311535.311580]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

General Terms:
Algorithms

Keywords:
analog synthesis, circuit sizing, performance modeling