ACM Home Page
Please provide us with feedback. Feedback
Multi-GHz SiGe design methodologies for reconfigurable computing
Full text PdfPdf (305 KB)
Source Great Lakes Symposium on VLSI archive
Proceedings of the 15th ACM Great Lakes symposium on VLSI table of contents
Chicago, Illinois, USA
SESSION: Nano and Emerging Technologies table of contents
Pages: 207 - 212  
Year of Publication: 2005
ISBN:1-59593-057-4
Authors
Kuan Zhou  University of New Hampshire, Durham, NH
John F. McDonald  Rensselaer Polytechnic Institute, Troy, NY
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
ACM: Association for Computing Machinery
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 1,   Downloads (12 Months): 17,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1057661.1057712
What is a DOI?

ABSTRACT

A high-speed and low-power Field Programmable Gate Array (FPGA) is the dream of digital designers. The availability of Silicon Germanium (SiGe) Heterojunction Bipolar Transistor (HBT) devices has opened a door for GHz FPGAs [3, 4]. In the past, high static power consumption discouraged the significant scale-up of bipolar FPGAs. This paper details new ideas to reduce power and layout area in designing high-speed SiGe BiCMOS FPGAs. The paper explains new methods to reduce circuitry and utilize novel serial dual configuration planes to achieve an efficient programmability. In addition, new layout techniques are developed to reduce the bipolar areas. Several SiGe FPGA test chips based on Xilinx 6200 and Virtex Configurable Logic Blocks (CLBs) have been fabricated for demonstration.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
Virtex ™ 2.5V Field Programmable Gate Array. Xilinx Inc., December 2002.
 
2
M. Anis, M. Allam, and M. Elmasry. Impact of technology scaling on cmos logic styles. IEEE Trans. Circuits and Systems - II: Analog and Digital Signal Processing, 49(8):577--588, August 2002.
 
3
B. S. Goda, J. F. McDonald, S. Carlough, T. Krawczyk, and R. P. Kraft. Sige hbt bicmos for fast reconfigurable computing. IEE Proceedings for Computers and Digital Techniques, 147(3):189--194, May 2000.
 
4
 
5
V. Hopkin and B. Kirk. Microelectronics communications technology producing quality products mobile and portable power emerging technologies. In Proceedings of the Wescon Conference, pages 7--9, November 1995.
 
6
M. John and S. Smith. Application-Specific Integrated Circuits. Addison-Wesley, 1997.
 
7
Y. Leblebici and S.-M. Kang. CMOS Digital Integrated Circuits: Analysis and Design. McGraw-Hill, March 2002.
 
8
T. Makimoto. The hot decade of field programmable technologies. In IEEE international conference on Field-Programmable Technology, pages 3--6, December 2002.
 
9
 
10
 
11
K. Zhou, Channakeshav, M. Chu, J.-R. Guo, S.-C. Liu, R. Kraft, C. You, and J. McDonald. Gigahertz sige bicmos fpgas with new architectures and novel power management schemes. In 2002 IEEE International Conference on Field-Programmable Technology, pages 182--188, December 2002.

Collaborative Colleagues:
Kuan Zhou: colleagues
John F. McDonald: colleagues