PIM lite: a multithreaded processor-in-memory prototype

ABSTRACT

PIM Lite is a processor-in-memory prototype implemented in a 0.18 micron logic process. PIM Lite provides a complete working demonstration of a minimal-state, lightweight multithreaded processor with low-overhead thread swapping. Minimizing processor state by keeping thread state in memory and using a regular, tiled and memory-centric design greatly simplified VLSI development and testing.

REFERENCES

• 1: C. Kozyrakis et al. Vector IRAM: A media-enhanced vector processor with embedded DRAM. In Hot Chips, 2000.
• 2: Jeff Draper , Jacqueline Chame , Mary Hall , Craig Steele , Tim Barrett , Jeff LaCoss , John Granacki , Jaewook Shin , Chun Chen , Chang Woo Kang , Ihn Kim , Gokhan Daglikoca, The architecture of the DIVA processing-in-memory chip, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA [doi>10.1145/514191.514197]
• 3: FlexRAM: Toward an Advanced Intelligent Memory System, Proceedings of the 1999 IEEE International Conference on Computer Design, p.192, October 10-13, 1999
• 4: Ken Mai , Tim Paaske , Nuwan Jayasena , Ron Ho , William J. Dally , Mark Horowitz, Smart Memories: a modular reconfigurable architecture, Proceedings of the 27th annual international symposium on Computer architecture, p.161-171, June 2000, Vancouver, British Columbia, Canada
• 5: Jay B. Brockman , Shyamkumar Thoziyoor , Shannon K. Kuntz , Peter M. Kogge, A low cost, multithreaded processing-in-memory system, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.16-22, June 20-20, 2004, Munich, Germany [doi>10.1145/1054943.1054946]
• 6: J. Brockman. PIM Lite architecture and assembly language manual. Technical report, University of Notre Dame CSE Dept., 2003.
• 7: J. Brockman. Programming PIM Lite. Technical report, University of Notre Dame CSE Dept., 2003.
• 8: Wojciech Maly, IC design in high-cost nanometer-technologies era, Proceedings of the 38th conference on Design automation, p.9-14, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378249]
• 9: Shyamkumar Thoziyoor. PIM Lite: VLSI prototype of a multithreaded processor-in-memory chip. M.S. thesis, University of Notre Dame, 2004.
• 10: Sunil P. Khatri , Robert K. Brayton , Alberto Sangiovanni-Vincentelli, Cross-talk immune VLSI design using a network of PLAs embedded in a regular layout fabric, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 11: L. Pileggi et al. Exploring regular fabrics to optimize the performance-cost trade-off. In DAC, 2000.
• 12: One Hot Logic LLC. http://www.onehotlogic.com.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.3 Other Architecture Styles

General Terms:
Design, Experimentation

Keywords:
VLSI design, multithreading, processing-in-memory