Zero clustering: an approach to extend zero compression to instruction caches

ABSTRACT

We propose an energy-efficient architecture for instruction caches that relies on dynamic zero compression (DZC), that is, the possibility of reading and writing a single bit for every zero-valued byte [5]. We enhance the basic DZC by using a simple bit permutation to increase the number of zero-valued bytes, so that the corresponding overhead is negligible. The derivation of an effective permutation relies on a heuristic zero clustering algorithm that is based on the knowledge of the memory reference access trace, thus making this solution suitable for application-specific embedded systems. The architecture proposed in this work makes possible the application of zero compression to instruction caches; experiments showed an increase of zero clusters of more than 70% on average, which translates into a 10% improvement in dynamic energy savings with respect to DZC.

REFERENCES

• 1: Semiconductor Industry Association. The International Technology Roadmap for Semiconductors (ITRS), 2003. http://public.itrs.net/Files/2003ITRS/Home2003.htm.
• 2: Preeti Ranjan Panda , Alexandru Nicolau , Nikil Dutt, Memory Issues in Embedded Systems-on-Chip: Optimizations and Exploration, Kluwer Academic Publishers, Norwell, MA, 1998
• 3: A. Macii, L. Benini, M. Poncino, Memory Design Techniques for Low-Energy Embedded Systems, Kluwer Academic Publishers, 2002.
• 4: Afzal Malik , Bill Moyer , Dan Cermak, A low power unified cache architecture providing power and performance flexibility (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.241-243, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344610]
• 5: Luis Villa , Michael Zhang , Krste Asanović, Dynamic zero compression for cache energy reduction, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.214-220, December 2000, Monterey, California, United States [doi>10.1145/360128.360150]
• 6: Youtao Zhang , Jun Yang , Rajiv Gupta, Frequent value locality and value-centric data cache design, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.150-159, November 2000, Cambridge, Massachusetts, United States
• 7: Yen-Jen Chang , Chia-Lin Yang , Feipei Lai, Value-Conscious Cache: Simple Technique for Reducing Cache Access Power, Proceedings of the conference on Design, automation and test in Europe, p.10016, February 16-20, 2004
• 8: Mirko Loghi , Federico Angiolini , Davide Bertozzi , Luca Benini , Roberto Zafalon, Analyzing On-Chip Communication in a MPSoC Environment, Proceedings of the conference on Design, automation and test in Europe, p.20752, February 16-20, 2004
• 9: K. Patel , E. Macii , L. Benini , M. Poncino, Reducing cache misses by application-specific re-configurable indexing, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.125-130, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382556]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS

General Terms:
Algorithms, Design, Experimentation

Keywords:
application-specific, clustering, compression, permutation