A unified processor architecture for RISC & VLIW DSP

ABSTRACT

This paper presents a unified processor core with two operation modes. The processor core works as a compiler-friendly MIPS-like core in the RISC mode, and it is a 4-way VLIW in its DSP mode, which has distributed and ping-pong register organization optimized for stream processing. To minimize hardware, the DSP mode has no control construct for program flow, while the data manipulation RISC instructions are executed in the DSP datapath. Moreover, the two operation modes can be changed instruction by instruction within a single program stream via the hierarchical instruction encoding, which also helps to reduce the VLIW code sizes significantly. The processor has been implemented in the UMC 0.18um CMOS technology, and its core size is 3.23mmx3.23mm including the 32KB on-chip memory. It can operate at 208MHz while consuming 380.6mW average power.

REFERENCES

• 1: Intel PXA800F Cellular Processor - Development Manual, Intel Corp., Feb. 2003.
• 2: OMAP5910 Dual Core Processor - Technical Reference Manual, Texas Instruments, Jan. 2003.
• 3: M. Levy, "ARM picks up performance," Microprocessor Report, 4/7/03-01.
• 4: R. A. Quinnell, "Logical combination? Convergence products need both RISC and DSP processors, but merging them may not be the answer," EDN, 1/23/2003.
• 5: John L. Hennessy , David A. Patterson, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 02
• 6: S. Rixner, W. J. Dally, B. Khailany, P. Mattson, U. J. Kapasi, and J. D. Owens, "Register organization for media processing," in Proc. HPCA-6, 2000, pp.375--386.
• 7: Javier Zalamea , Josep Llosa , Eduard Ayguadé , Mateo Valero, Hierarchical Clustered Register File Organization for VLIW Processors, Proceedings of the 17th International Symposium on Parallel and Distributed Processing, p.77.1, April 22-26, 2003
• 8: Paolo Faraboschi , Geoffrey Brown , Joseph A. Fisher , Giuseppe Desoli , Fred Homewood, Lx: a technology platform for customizable VLIW embedded processing, Proceedings of the 27th annual international symposium on Computer architecture, p.203-213, June 2000, Vancouver, British Columbia, Canada
• 9: E. F. Barry, G. G. Pechanek, and P. R. Marchand, "Register file indexing methods and apparatus for providing indirect control of register file addressing in a VLIW processor," International Application Published under the Patent Cooperation Treaty (PCT), WO 00/54144, Mar. 9 2000.
• 10: TMS320C64x DSP Library Programmer's Reference, Texas Instruments Inc., Apr 2002.
• 11: K. Arora, H. Sharangpani, and R. Gupta, "Copied register files for data processors having many execution units" U.S. Patent 6,629,232, Sep. 30, 2003.
• 12: A. Kowalczyk et al., "The first MAJC microprocessor: a dual CPU system-on-a-chip," IEEE J. Solid-State Circuits, vol. 36, pp.1609--1616, Nov. 2001.
• 13: Andrei Terechko , Erwan Le Thenaff , Manish Garg , Jos van Eijndhoven , Henk Corporaal, Inter-Cluster Communication Models for Clustered VLIW Processors, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.354, February 08-12, 2003
• 14: Heidi Pan , Krste Asanović, Heads and tails: a variable-length instruction format supporting parallel fetch and decode, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA [doi>10.1145/502217.502244]
• 15: G. G. Pechanek and S. Vassiliadis, "The ManArray embedded processor architecture," Euromicro Conf., vol.1, pp.348--355, Sep., 2000.
• 16: G. Fettweis, M. Bolle, J. Kneip, and M. Weiss, "OnDSP: a new architecture for wireless LAN applications," Embedded Processor Forum, May 2002.
• 17: TMS320C55x DSP Programmer's Guide, Texas Instruments Inc., July 2000.
• 18: T. Kumura, M. Ikekawa, M. Yoshida, and I. Kuroda, "VLIW DSP for mobile applications," IEEE Signal Processing Mag., pp.10--21, July 2002.
• 19: R. K. Kolagotla, et al, "A 333-MHz dual-MAC DSP architecture for next-generation wireless applications," in Proc. ICASSP, 2001, pp.1013--1016.
• 20: William B. Pennebaker , Joan L. Mitchell, JPEG Still Image Data Compression Standard, Kluwer Academic Publishers, Norwell, MA, 1992
• 21: Tay-Jyi Lin , Chin-Chi Chang , Chen-Chia Lee , Chein-Wei Jen, An Efficient VLIW DSP Architecture for Baseband Processing, Proceedings of the 21st International Conference on Computer Design, p.307, October 13-15, 2003
• 22: Phil Lapsley , Jeff Bier , Amit Shinham , Edward A. Lee , Amit Shoham , Amit Shohsm, DSP Processor Fundamentals: Architectures and Features, Wiley-IEEE Press, 1996
• 23: TriCore 2-32-bit Unified Processor Core v.2.0 Architecture - Architecture Manual, Infineon Technology, June 2003.
• 24: Y. H. Hu, Programmable Digital Signal Processors - Architecture, Programming, and Applications, Marcel Dekker Inc., 2002.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES

General Terms:
Design

Keywords:
digital signal processor, dual-core processor, register organization, variable-length instruction encoding