Interconnect delay minimization through interlayer via placement in 3-D ICs

ABSTRACT

The dependence of the propagation delay of the interlayer 3-D interconnects on the vertical through via location and length is investigated. For a variable vertical through via location, with fixed vertical length, the optimum vertical through via location that minimizes the propagation delay of an interconnect line connecting two circuits on different planes is determined. The optimum vertical through via location and length or, equivalently, the number of physical planes traversed by the vertical through via, are determined for varying the placement of the connected circuits. Design expressions for the optimal via locations and lengths have been developed to support placement and routing algorithms for 3-D ICs.

REFERENCES

• 1: R. J. Gutmann et al., "Three-dimensional (3D) ICs: A Technology Platform for Integrated Systems and Opportunities for New Polymeric Adhesives," Proceedings of the Conference on Polymers and Adhesives in Microelectronics and Photonics, pp. 173--180, October 2001.
• 2: L. Xue, C. Liu, and S. Tiwari, "Multi-layers With Buried Structures (MLBS): An Approach to Three-dimensional Integration," Proceedings of the IEEE International Conference on Silicon On Insulator, pp. 117--118, October 2001.
• 3: Mitsumasa Koyanagi , Hiroyuki Kurino , Kang Wook Lee , Katsuyuki Sakuma , Nobuaki Miyakawa , Hikotaro Itani, Future System-on-Silicon LSI Chips, IEEE Micro, v.18 n.4, p.17-22, July 1998 [doi>10.1109/40.710867]
• 4: A. Fan, A. Rahman, and R. Reif, "Copper Wafer Bonding," Electrochemical and Solid-State Letters, Vol. 10, No. 2, pp. 534--536, October 1999.
• 5: B. Landman and R. Russo, "On a Pin vs. Block Relationship for Partitions of Logic Graphs," IEEE Transactions on Computers, Vol. 20, No. 12, pp. 1469--1479, December 1971.
• 6: James W. Joyner , Raguraman Venkatesan , Payman Zarkesh-Ha , Jeffrey A. Davis , James D. Meindl, Impact of three-dimensional architectures on interconnects in gigascale integration, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.922-928, 12/1/2001 [doi>10.1109/92.974905]
• 7: J. Davis and J. Meindl, "A Stochastic Wire-length Distribution for Gigascale - Part I: Derivation and Validation," IEEE Transactions on Electron Devices, Vol. 45, No. 3, pp. 580--589, March 1999.
• 8: Arifur Rahman , Rafael Reif, System-level performance evaluation of three-dimensional integrated circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.6, p.671-678, Dec. 2000 [doi>10.1109/92.902261]
• 9: A. Cohoon et al., "Physical Layout for Three-Dimensional FPGAs," Proceedings of the ACM/SIGDA Physical Design Workshop, pp. 142-149, April 1996.
• 10: Chao Chi Tong , Chuan-lin Wu, Routing in a Three-Dimensional Chip, IEEE Transactions on Computers, v.44 n.1, p.106-117, January 1995 [doi>10.1109/12.368006]
• 11: Shamik Das , Anantha P. Chandrakasan , Rafael Reif, Calibration of rent's rule models for three-dimensional integrated circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.4, p.359-366, April 2004 [doi>10.1109/TVLSI.2004.825833]
• 12: R. Zhang et al., "Stochastic Modeling, Power Trends, and Performance Characterization of 3-D Circuits," IEEE Transactions on Electron Devices, Vol. 48, No. 4, April 2001.
• 13: Arif Ishaq Abou-Seido , Brian Nowak , Chris Chu, Fitted Elmore delay: a simple and accurate interconnect delay model, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.7, p.691-696, July 2004 [doi>10.1109/TVLSI.2004.830932]
• 14: P. Ramn et al., "InterChip Via Technology for Vertical System Integration," Proceedings of the IEEE International Interconnect Technology Conference, pp. 160--162, June 2001.
• 15: Chung-Ping Chen , Yao-Ping Chen , D. F. Wong, Optimal wire-sizing formula under the Elmore delay model, Proceedings of the 33rd annual conference on Design automation, p.487-490, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240611]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

General Terms:
Design, Performance

Keywords:
3-D ICs, RC interconnects, elmore delay