Recent extensions to the SimpleScalar tool suite

ABSTRACT

Over the past eight years, the SimpleScalar Tool suite has become the most widely used set of simulation tools in the computer architecture research community. The authors have recently completed an NSF-funded project to extend and improve the SimpleScalar tools. In this paper, we describe the extensions and improvements to the tools, which include the capability to simulate more instruction sets, graphical support for performance viewing, and more simulators that model different types of machines, including embedded systems, ISA-specific systems, systems with operating system, and multiprocessing systems.

REFERENCES

• 1: Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002 [doi>10.1109/2.982917]
• 2: D. Burger, A. Kägi, and M. Hrishikesh. Memory hierarchy extensions to the simplescalar tool set. Technical Report TR-99-25, Department of Computer Sciences, University of Texas at Austin, Austin, TX, December 1999.
• 3: D. Burger and T. Austin. The simplescalar tool set version 2.0. Technical Report 1342, Computer Sciences Department, University of Wisconsin, Madison, WI, June 1997.
• 4: Rajagopalan Desikan , Doug Burger , Stephen W. Keckler, Measuring Experimental Error in Microprocessor Simulation, Proceedings of the 28th annual international symposium on Computer architecture, p.266-277, June 30-July 04, 2001, Göteborg, Sweden [doi>10.1145/379240.565338]
• 5: R. Desikan, D. Burger, S. Keckler, and T. Austin. Simalpha: a validated, execution-driven alpha 21264 simulator. Technical Report TR-00-04, Department of Computer Sciences, University of Texas at Austin, Austin, TX, February 2000.
• 6: E. Larson, S. Chatterjee, and T. Austin. The mase microarchitecture simulation environment. In Proceedings of the 2001 International Symposium on Performance Analysis of Systems and Software, June 2001.
• 7: Karthikeyan Sankaralingam , Ramadass Nagarajan , Stephen W. Keckler , Doug Burger, SimpleScalar Simulation of the PowerPC Instruction Set Architecture, University of Texas at Austin, Austin, TX, 2001
• 8: Gurindar S. Sohi, Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers, IEEE Transactions on Computers, v.39 n.3, p.349-359, March 1990 [doi>10.1109/12.48865]
• 9: C. Weaver, K. C. Barr, E. D. Marsman, D. Ernst, and T. Austin. Performance analysis using pipeline visualization. In Proceedings of the 2001 International Symposium on Performance Analysis of Systems and Software, June 2001.