ACM Home Page
Please provide us with feedback. Feedback
Prediction model for evaluation of reconfigurable interconnects in distributed shared-memory systems
Full text PdfPdf (166 KB)
Source International Workshop on System-Level Interconnect Prediction archive
Proceedings of the 2005 international workshop on System level interconnect prediction table of contents
San Francisco, California, USA
SESSION: Interconnect prediction table of contents
Pages: 51 - 58  
Year of Publication: 2005
ISBN:1-59593-033-7
Authors
W. Heirman  Ghent University, Ghent, Belgium
J. Dambre  Ghent University, Ghent, Belgium
C. Debaes  Ghent University, Ghent, Belgium
H. Thienpont  Free University of Brussels, Brussels, Belgium
D. Stroobandt  Free University of Brussels, Brussels, Belgium
J. Van Campenhout  Ghent University, Ghent, Belgium
Sponsors
ACM: Association for Computing Machinery
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 2,   Downloads (12 Months): 18,   Citation Count: 3
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1053355.1053367
What is a DOI?

ABSTRACT

Reconfigurable interconnection networks for distributed shared memory machines exploit properties of the workload dynamics that are not easily captured by statistical traffic models. Therefore, when designing such a network, one should make trade-offs based on full-system simulation for all viable workloads. It is however very time-consuming to do such simulations. In this paper, we present a technique that can predict the performance of a machine for different network parameters, based on the results of only one full simulation run. We also define confidence intervals for our prediction, and analyze the impact of several assumptions that were made.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
M. Brunfaut et al. Demonstrating optoelectronic interconnect in a FPGA based prototype system using flip chip mounted 2D arrays of optical components and 2D POF-ribbon arrays as optical pathways. In Proceedings of SPIE, volume 4455, pages 160--171, Bellingham, July 2001.
 
2
K. Bui Viet, L. Desmet, J. Dambre, K. Beyls, J. Van Campenhout, and H. Thienpont. Reconfigurable optical interconnects for parallel computer systems: design space issues. In VCSELs and Optical Interconnects, volume 4942, pages 236--246, Brugge, October 2002. SPIE.
 
3
L. Chao. Optical technologies and applications. Intel Technology Journal, 8(2), May 2004.
 
4
J. Collet, D. Litaize, J. V. Campenhout, M. Desmulliez, C. Jesshope, H. Thienpont, J. Goodman, and A. Louri. Architectural approach to the role of optics in monoprocessor and multiprocessor machines. Applied Optics, 39:671--682, 2000.
 
5
 
6
C. Katsinis. Performance analysis of the simultaneous optical multi-processor exchange bus. Parallel Computing, 27(8):1079--1115, 2001.
 
7
 
8
 
9
 
10
T. M. Pinkston and J. W. Goodman. Design of an optical reconfigurable shared-bus-hypercube interconnect. Applied Optics, 33(8):1434--1443, 1994.
 
11
J. L. Sánchez, J. Duato, and J. M. García. Using channel pipelining in reconfigurable interconnection networks. In 6th Euromicro Workshop on Parallel and Distributed Processing, January 1998.
 
12
T. Sterling, D. Savarese, D. J. Becker, J. E. Dorband, U. A. Ranawake, and C. V. Packer. Beowulf : A parallel workstation for scientic computation. In Proceedings of the International Conference on Parallel Processing, Boca Raton, USA, pages 11--14. CRC Press, August 1995.
13


Collaborative Colleagues:
W. Heirman: colleagues
J. Dambre: colleagues
C. Debaes: colleagues
H. Thienpont: colleagues
D. Stroobandt: colleagues
J. Van Campenhout: colleagues