ACM Home Page
Please provide us with feedback. Feedback
High-performance ULSI: the real limiter to interconnect scaling
Full text PdfPdf (120 KB)
Source International Workshop on System-Level Interconnect Prediction archive
Proceedings of the 2005 international workshop on System level interconnect prediction table of contents
San Francisco, California, USA
SESSION: Interconnect scaling table of contents
Pages: 3 - 3  
Year of Publication: 2005
ISBN:1-59593-033-7
Author
Ron Ho  Sun Microsystems Research Laboratories, Menlo Park, CA
Sponsors
ACM: Association for Computing Machinery
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 8,   Downloads (12 Months): 29,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1053355.1053357
What is a DOI?

ABSTRACT

In a classic paper at the 1995 IEEE Electron Devices Meeting, Mark Bohr outlined how interconnect scaling --- specifically, resistance scaling --- will ultimately limit the performance of future ULSI circuits [1]. Looking ahead, we see the reverse: constraints imposed by high-performance VLSI systems will limit how we can design and scale wires.In the ten years since, Bohr's prediction has been borne out by the vast efforts of designers to overcome wire RC delay. Tactics such as inserting repeaters, predicting wire routing and integrating optics have all been analyzed, published, and sometimes even used. As a result, wire latency is manageable using repeaters and wire bandwidth is unparalleled, though wire power can be a problem.However, two important trends in high-performance systems will affect our ability to scale on-chip wire latency and bandwidth. First, VLSI complexity and design costs will increasingly push designers towards modular systems such as multi-core architectures. Second, power density trends stemming from flat voltage scaling constrain how many of our transistors we can use at once, again leading to machines built from selectively-enabled modular units.Such systems present different challenges to on-chip wiring and scaling its latency, power, and bandwidth. Recent work in three-dimensional integration shows promise in these areas but creates problems with system assembly. We will examine characteristics and trends of on-chip interconnects and discuss Proximity Communication, a wireless chip-to-chip communication technology.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
M. T. Bohr, "Interconnect scaling - the real limiter to high performance ULSI," Technical Digest, IEEE International Electron Devices Meeting, pages 241--244, December 1995.