A Configurable Network Protocol for Cluster Based Communications using Modular Hardware Primitives on an Intelligent NIC

ABSTRACT

The high overhead of generic protocols like TCP/IP provides strong motivation for the development of a better protocol architecture for cluster-based parallel computers. Reconfigurable computing has a unique opportunity to contribute hardware level protocol acceleration while retaining the flexibility to adapt to changing needs. Specifically, applications on a cluster have various quality of service needs. In addition, these applications typically run for a long time relative to the reconfiguration time of an FPGA. Thus, it is possible to provide application-specific protocol processing to improve performance and reduce space utilization. Reducing space utilization permits the use of a greater portion of the FPGA for other application-specific processing. This paper focuses on work to create a set of parameterizable components that can be put together as needed to obtain a customized protocol for each application. To study the feasibility of such an architecture, hardware components were built that can be stitched together as needed to provide the required functionality. Feasibility is demonstrated using four different protocol configurations, namely: (1) unreliable packet transfer; (2) reliable, unordered message transfer without duplicate elimination; (3) reliable, unordered message transfer with duplicate elimination; and (4) reliable, ordered message transfer with duplicate elimination. The different configurations illustrate trade-offs between chip space and functionality.

REFERENCES

• 1: Emmanuel Arnould , H. T. Kung , Francois Bitz , Robert D. Sansom , Eric C. Cooperm, The design of nectar: a network backplane for heterogeneous multicomputers, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.205-216, April 03-06, 1989, Boston, Massachusetts, United States
• 2: Peter Bellows , Jaroslav Flidr , Tom Lehman , Brian Schott , Keith D. Underwood, GRIP: A Reconfigurable Architecture for Host-Based Gigabit-Rate Packet Processing, Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.121, September 22-24, 2002
• 3: Nanette J. Boden , Danny Cohen , Robert E. Felderman , Alan E. Kulawik , Charles L. Seitz , Jakov N. Seizovic , Wen-King Su, Myrinet: A Gigabit-per-Second Local Area Network, IEEE Micro, v.15 n.1, p.29-36, February 1995 [doi>10.1109/40.342015]
• 4: Darius Buntinas , Dhabaleswar K. Panda , P. Sadayappan, Fast NIC-Based Barrier over Myrinet/GM, Proceedings of the 15th International Parallel & Distributed Processing Symposium, p.52, April 23-27, 2001
• 5: [5] Compaq. Compaq Servernet II SAN interconnect for scalable computing clusters, June 2000. From Whitepaper found at http://www.compaq.com/support/techpubs/whitepapers/- tc000602wp.html.
• 6: [6] I. Compaq and M. Corporations. Virtual Interface Architecture Specification. December 1997.
• 7: [7] K. Compton and et al. An introduction to reconfigurable computing.
• 8: Andreas Dandalis , Viktor K. Prasanna , Jose D. P. Rolim, An Adaptive Cryptographic Engine for IPSec Architectures, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.132, April 17-19, 2000
• 9: B. L. Hutchings , R. Franklin , D. Carver, Assisting Network Intrusion Detection with Reconfigurable Hardware, Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.111, September 22-24, 2002
• 10: [10] C. Kosak, D. Eckhardt, T. Mummert, and P. Steenkiste. Buffer management and flow control in the credit net ATM host interface. volume 20, pages 370-378, 1995.
• 11: Vipin Kumar , Ananth Grama , Anshul Gupta , George Karypis, Introduction to parallel computing: design and analysis of algorithms, Benjamin-Cummings Publishing Co., Inc., Redwood City, CA, 1994
• 12: John W. Lockwood , Jon S. Turner , David E. Taylor, Field programmable port extender (FPX) for distributed routing and queuing, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.137-144, February 10-11, 2000, Monterey, California, United States [doi>10.1145/329166.329196]
• 13: Richard P. Martin , Amin M. Vahdat , David E. Culler , Thomas E. Anderson, Effects of communication latency, overhead, and bandwidth in a cluster architecture, Proceedings of the 24th annual international symposium on Computer architecture, p.85-97, June 01-04, 1997, Denver, Colorado, United States
• 14: J. T. McHenry , P. W. Dowd , F. A. Pellegrino , T. M. Carrozzi , W. B. Cocks, An FPGA-based coprocessor for ATM firewalls, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.30, April 16-18, 1997
• 15: Fabrizio Petrini , Wu-chun Feng , Adolfy Hoisie , Salvador Coll , Eitan Frachtenberg, The Quadrics Network: High-Performance Clustering Technology, IEEE Micro, v.22 n.1, p.46-57, January 2002 [doi>10.1109/40.988689]
• 16: [16] C. A. F. D. Rose, R. Novaes, T. Ferreto, F. A. D. de Oliveira, M. E. Barreto, R. B. Avila, P. O. A. Navaux, and H.-U. Heiss. The scalable coherent interface (sci) as an alternative for cluster interconnection.
• 17: Piyush Shivam , Pete Wyckoff , Dhabaleswar Panda, EMP: zero-copy OS-bypass NIC-driven gigabit ethernet message passing, Proceedings of the 2001 ACM/IEEE conference on Supercomputing (CDROM), p.57-57, November 10-16, 2001, Denver, Colorado [doi>10.1145/582034.582091]
• 18: Piyush Shivam , Pete Wyckoff , Dhabaleswar K. Panda, Can User-Level Protocols Take Advantage of Multi-CPU NICs?, Proceedings of the 16th International Parallel and Distributed Processing Symposium, p.88, April 15-19, 2002
• 19: Keith D. Underwood , Ron R. Sass , Walter B. Ligon, III, Acceleration of a 2D-FFT on an Adaptable Computing Cluster, Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.180-189, April 29-May 02, 2001 [doi>10.1109/FCCM.2001.8]
• 20: Keith Douglas Underwood , Walter B. Ligon, III, An evaluation of the integration of reconfigurable hardware with the network interface in cluster computer systems, Clemson University, Clemson, SC, 2002
• 21: [21] K. D. Underwood, W. B. Ligon, and R. R. Sass. Analysis of a prototype intelligent network interface. to appear in Concurrency and Computation: Practice and Experience, 15, 2003.
• 22: Keith D. Underwood , Ron R. Sass , Walter B. Ligon, III, Cost effectiveness of an adaptable computing cluster, Proceedings of the 2001 ACM/IEEE conference on Supercomputing (CDROM), p.54-54, November 10-16, 2001, Denver, Colorado [doi>10.1145/582034.582088]
• 23: T. von Eicken , A. Basu , V. Buch , W. Vogels, U-Net: a user-level network interface for parallel and distributed computing (includes URL), Proceedings of the fifteenth ACM symposium on Operating systems principles, p.40-53, December 03-06, 1995, Copper Mountain, Colorado, United States
• 24: Thorsten von Eicken , David E. Culler , Seth Copen Goldstein , Klaus Erik Schauser, Active messages: a mechanism for integrated communication and computation, Proceedings of the 19th annual international symposium on Computer architecture, p.256-266, May 19-21, 1992, Queensland, Australia

INDEX TERMS

Keywords:
Intelligent Network Interface Card, reconfigurablecomputing, networking protocols, cluster computing