Design, layout and verification of an FPGA using automated tools

ABSTRACT

Creating a new FPGA is a challenging undertaking because of the significant effort that must be spent on circuit design, layout and verification. It currently takes approximately 50 to 200 person years from architecture definition to tape-out for a new FPGA family. Such a lengthy development time is necessary because the process is primarily done manually. Simplifying and shortening the design process would be advantageous since it could reduce the time to market for new FPGAs while also enhancing architecture explorations. One way to accomplish this is through automation and, in this paper, we describe our efforts to automate the entire process by making use of a previously developed set of tools that assist in the creation of the repeatable FPGA tile [25]. Our aim is to demonstrate the feasibility of a CAD flow that uses an input FPGA architecture description to generate a layout that can be sent for fabrication. We prove the feasibility of this proposition by actually designing and fabricating a complete FPGA. Initial functional testing of the FPGA appears promising but is inconclusive at this time. Through this architecture to layout process, we investigate the issues that are faced in the architecture selection, circuit design, layout and verification of such an automatically produced FPGA. We found that there are significant savings in design time. As well, we demonstrate that we can produce a layout using automated tools that is only 36% larger than a commercial FPGA device layout. Given the significant time savings and the relatively minor area penalty, we feel that this work demonstrates that automated layout of FPGAs is practical and advantageous.

REFERENCES

• 1: Elias Ahmed , Jonathan Rose, The effect of LUT and cluster size on deep-submicron FPGA performance and density, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.3-12, February 10-11, 2000, Monterey, California, United States [doi>10.1145/329166.329171]
• 2: Vaughn Betz , Jonathan Rose, Automatic generation of FPGA routing architectures from high-level descriptions, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.175-184, February 10-11, 2000, Monterey, California, United States [doi>10.1145/329166.329203]
• 3: V. Betz and J. Rose. Automatic generation of programmable logic device architectures, October 2003. US Patent 6,631,510.
• 4: Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
• 5: Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
• 6: M. Bourgeault, J. Slavkin, and C. Sun. Automatic transistor-level design and layout of FPGAs. Bachelor's thesis, University of Toronto, 2002. Available online at: http://www.eecg.toronto.edu/~jayar/pubs/ATL/Bourgeault_Slavkin_Sun_2002_Project.pdf.
• 7: Cadence, Virtuoso Chip Assembly Router. Datasheet available online at: http://www.cadence.com/datasheets/4886_virtuosoCAR_DSfnl.pdf.
• 8: Cadence. SKILL Programming Language, http://www.cadence.com
• 9: Paul Chow , Soon Ong Seo , Jonathan Rose , Kevin Chung , Gerard Páez-Monzón , Immanuel Rahardja, The design of a SRAM-based field-programmable gate array—part II: circuit design and layout, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.3, p.321-330, Sept. 1999 [doi>10.1109/92.784093]
• 10: J. Cong and Y. Ding, FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs. IEEE Trans. On CAD. pp. 1--12, Jan. 1994.
• 11: Carl Ebeling , Larry McMurchie , Scott A. Hauck , Steven Burns, Placement and routing tools for the Triptych FPGA, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.4, p.473-482, Dec. 1995 [doi>10.1109/92.475966]
• 12: A. Egier. Enhancing and Using an Automatic Design System for Creating FPGAs. Master's thesis, University of Toronto, 2005.
• 13: J. Ferguson and A. J. Moore, "Solutions for maximizing die yield at 0.13 ?m," Solid State Technology, vol. 45, July 2002.
• 14: R. Fung. Optimization of transistor-level floorplans for field-programmable gate arrays. Bachelor's thesis, University of Toronto, 2002. Available online at: http://www.eecg.toronto.edu/~jayar/pubs/ATL/ryan_fung_2002_thesis.pdf.
• 15: Willaim J. Dally , Andrew Chang, The role of custom design in ASIC Chips, Proceedings of the 37th conference on Design automation, p.643-647, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337604]
• 16: Noha Kafafi , Kimberly Bozman , Steven J. E. Wilton, Architectures and algorithms for synthesizable embedded programmable logic cores, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA [doi>10.1145/611817.611820]
• 17: S. Kirkpatrick, C. Gelatt and M. Vecchi, "Optimization by Simulated Annealing," Science, May 13, 1983, pp. 671--680.
• 18: I. Kuon. Automated FPGA Design, Verification and Layout, Master's thesis, University of Toronto, 2004. Available online at: http://www.eecg.toronto.edu/~jayar/pubs/theses/Kuon/IanKuon.pdf.
• 19: P. Leventis, et al. Cyclone: a low-cost, high-performance FPGA. In Proceedings of the IEEE 2003 CICC, pages 49--52, September 2003.
• 20: David Lewis , Vaughn Betz , David Jefferson , Andy Lee , Chris Lane , Paul Leventis , Sandy Marquardt , Cameron McClintock , Bruce Pedersen , Giles Powell , Srinivas Reddy , Chris Wysocki , Richard Cliff , Jonathan Rose, The stratixπ routing and logic architecture, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA [doi>10.1145/611817.611821]
• 21: A. Marquardt, V. Betz and J. Rose. Timing-Driven Placement for FPGAs. In Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field Programmable gate arrays, pages 37--46.
• 22: B. Nguyen, O. P. Agrawal, B. A. Sharpe-Giesler, J. T. Wong, H. M Chang, and G. H. Tran. Tileable and compact layout for super variable grain blocks within FPGA device, November 2000. US Patent 6,154,051.
• 23: LGSynth93 MCNC Benchmarks. Obtained from http://www.eecg.toronto.edu/~lemieux/sega/ccts_blif.tar.gz.
• 24: K. Padalia. Automatic transistor-level design and layout placement of FPGA logic and routing from an architectural specification. Bachelor's thesis, University of Toronto, 2001. Available online at: http://www.eecg.toronto.edu/~jayar/pubs/ATL/ketan_padalia_2001_thesis.pdf.
• 25: Ketan Padalia , Ryan Fung , Mark Bourgeault , Aaron Egier , Jonathan Rose, Automatic transistor and physical design of FPGA tiles from an architectural specification, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA [doi>10.1145/611817.611842]
• 26: S. Phillips, Automatic Layout of Domain-Specific Reconfigurable Subsystems for System-on-a-Chip. Master's Thesis, Northwestern University, 2001.
• 27: Shawn Phillips , Scott Hauck, Automatic layout of domain-specific reconfigurable subsystems for system-on-a-chip, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA [doi>10.1145/503048.503073]
• 28: E. M. Sentovich et al. SIS: A System for Sequential Circuit Analysis, Tech. Report No. UCB/ERL M92/41, University of California, Berkeley, 1990.
• 29: H. Shin, C. Hu. "Plasma-etching induced damage in thin oxide." In IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop, pp 79--83, 1992.
• 30: Synopsys Cadabra. Product description available at: http://www.synopsys.com/products/ntimrg/cadabra_ds.html.
• 31: Synopsys. HSPICE frequently asked questions. http://www.synopsys.com/products/mixedsignal/hspice/hspice_faqs.html.
• 32: Synopsys. Nanosim. Product Description available at: http://www.synopsys.com/products/mixedsignal/nanosim/nanosim.html.
• 33: D. Tavana, W. K. Yee, and V. A. Holen. FPGA architecture with repeatable tiles including routing matrices and logic matrices, October 1997. US Patent 5,682,107.
• 34: Virtual Silicon Technology. Diplomat-18 standard cell library, 2003. http://www.virtual-silicon.com/.
• 35: S. Wilton and J. Wu, Private Communication
• 36: Xilinx. FPGA Editor, http://toolbox.xilinx.com/docsan/xilinx5/help/fpga_editor/fpga_editor.htm.
• 37: Xilinx. Virtex series configuration architecture user guide, September 2000. XAPP151 (v1.5).
• 38: Xilinx. Virtex-E 1.8v field programmable gate arrays production product specification, July 2002. DS022-1 (v2.3).

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Layout

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Gate arrays
      B.7.2 Design Aids
          Subjects: Verification; Placement and routing

General Terms:
Design, Verification

Keywords:
FPGA, PLD, automatic layout, programmable logic