Factory scheduling and dispatching: accelerating products under due-date oriented dispatching rules in semiconductor manufacturing

ABSTRACT

In semiconductor manufacturing facilities, there is often the need to speed up certain product types. This is usually done by either assigning higher priorities or by reducing due dates. In this paper, we study the effects of accelerating one product type by a tighter due date on the on-time delivery performance of the other products manufactured. It turns out that the results depend on the considered factory, its load, and the accelerated product. As a consequence, it will be hard for production planners to find simple rules of thumb for the effects of accelerating products. In general, detailed simulation experiments will be required.

REFERENCES

• 1: Atherton, L. and R. Atherton. 1995. Wafer Fabrication: Factory Performance and Analysis. Boston: Kluwer.
• 2: Fowler, J. and J. Robinson. 1995. Measurement and improvement of manufacturing capacities (MIMAC): Final report. Technical Report 95062861A-TR, SEMATECH, Austin, TX.
• 3: Menth, S. 2003. Simulationsstudie zur Abfertigungsdisziplin Operation Due Date (Simulation study about the Operation Due Date dispatch rule, in German). Technical Report, Institute of Computer Science, University of Würzburg.
• 4: Oliver Rose, Modeling methodology: the shortest processing time first (SPTF) dispatch rule and some variants in semiconductor manufacturing, Proceedings of the 33nd conference on Winter simulation, December 09-12, 2001, Arlington, Virginia
• 5: Oliver Rose, Scheduling and dispatching: some issues of the critical ratio dispatch rule in semiconductor manufacturing, Proceedings of the 34th conference on Winter simulation: exploring new frontiers, December 08-11, 2002, San Diego, California
• 6: Rose, O. 2003. Comparison of Due-date Oriented Dispatch Rules in Semiconductor Manufacturing. In Proceedings of the 2003 Industrial Engineering Research Conference, May 18--20, Portland, OR.
• 7: Wein, L. M. 1988. Scheduling semiconductor wafer fabrication. IEEE Transactions on Semiconductor Manufacturing, 1(3):115--130.