HIBRID-SOC: a multi-core architecture for image and video applications

ABSTRACT

The HiBRID-SoC multi-core architecture targets a wide range of application fields with particularly high processing demands, including general signal processing applications, video de-encoding, image processing, or a combination of these tasks. For this purpose, the HiBRID-SoC integrates three fully programmable processor cores and various interfaces on a single chip, all tied to a 64-Bit AMBA AHB bus. Its memory subsystem is particularly adapted to the high bandwidth demands of the multi-core architecture by providing several DMA capabilities and multiple data transfer paths. The processor cores are individually optimized to the particular computational characteristics of different application fields, complementing each other to deliver high performance levels with high flexibility at reduced system costs. The HiBRID-SoC is fabricated in a 0.18 μm 6LM standard-cell technology, occupies about 82 mm², operates at 145 MHz, and comsumes 3.5 Watts.

REFERENCES

• 1: ISO/IEC JTC1/SC29/WG11 N4668, "Overview of the MPEG-4 Standard," Jeju, March 2002.
• 2: P. Pirsch, M. Bereković, H.-J. Stolberg, and J. Jachalsky, "VLSI Architectures for MPEG-4," Proc. 2003 International Symposium on VLSI Technology, Systems, and Applications, April 2003.
• 3: M. Takahashi, T. Nishikawa, M. Hamada, T. Takayanagi, et al., "A 60 MHz 240-mW MPEG-4 videophone LSI with 16-Mb embedded DRAM," IEEE Journal Solid-State Circuits, vol. 35, no. 11, pp. 1713--1721, Nov. 2000.
• 4: N. Seshan, "High VelociTI Processing," IEEE Signal Processing Mag., pp. 86--101, March 1998.
• 5: Philips, TriMedia TM-1300 Media Processor Data Book, Sep. 2000.
• 6: Mladen Berekovic , Hans-Joachim Stolberg , Mark B. Kulaczewski , Peter Pirsch , Henning Möller , Holger Runge , Johannes Kneip , Benno Stabernack, Instruction Set Extensions for MPEG-4 Video, Journal of VLSI Signal Processing Systems, v.23 n.1, p.27-49, Oct. 1 1999 [doi>10.1023/A:1008188618930]
• 7: H.-J. Stolberg, M. Bereković, P. Pirsch, et al., "The M-PIRE MPEG-4 CODEC DSP and its Macroblock Engine," Proc. IEEE Int. Symp. Circ. Syst. (ISCAS), May 2000, pp. II 192--195.
• 8: ARM Ltd., AMBA Specification Rev. 2.0, www.arm.com, May 1999.
• 9: W. Hinrichs, J. P. Wittenburg, H. Lieske, H. Kloos, M. Ohmacht, and P. Pirsch, "A 1.3-GOPS Parallel DSP for High-Performance Image-Processing Applications," IEEE Journal of Solid-State Circuits, vol. 35, no. 7, pp. 946--952, July 2000.
• 10: ISO/IEC 14496-2:2001/Amd 2:2002, "Streaming video profile," Feb. 2002.
• 11: H.-J. Stolberg, M. Bereković, P. Pirsch, and Holger Runge, "The MPEG-4 Advanced Simple Profile - A Complexity Study," Proc. of 2nd Workshop and Exhibition on MPEG-4, pp. 33--36, June 2001.
• 12: J. Curlander, R. McDonough, Synthetic aperture radar: Systems and signal processing, Wiley-Interscience, 1991.
• 13: H. Kloos, L. Friebe, J. P. Wittenburg, W. Hinrichs, H. Lieske, and P. Pirsch, "HiPAR-DSP 16, A New DSP for Onboard Real-Time SAR Systems," Proceedings of the 15th Aerosense Conference on Photonic and Quantum Technologies for Aerospace Applications III, July 2001.
• 14: Jae Sung Lee , Myung H. Sunwoo, Design of New DSP Instructions and Their Hardware Architecture for High-Speed FFT, Journal of VLSI Signal Processing Systems, v.33 n.3, p.247-254, March 2003 [doi>10.1023/A:1022119728558]
• 15: ISO/IEC JTC1/SC29/WG11 and ITU-T SG16 Q.6, "Study of Final Committee Draft of Joint Video Specification (ITU-T Rec. H.264 ISO/IEC 14496-10 AVC)," Awaji, Dec. 2002.