Balancing design options with Sherpa

ABSTRACT

Application specific processors offer the potential of rapidly designed logic specifically constructed to meet the performance and area demands of the task at hand. Recently, there have been several major projects that attempt to automate the process of transforming a predetermined processor configuration into a low level description for fabrication. These projects either leave the specification of the processor to the designer, which can be a significant engineering burden, or handle it in a fully automated fashion, which completely removes the designer from the loop.In this paper we introduce a technique for guiding the design and optimization of application specific processors. The goal of the Sherpa design framework is to automate certain design tasks and provide early feedback to help the designer navigate their way through the architecture design space. Our approach is to decompose the overall problem of choosing an optimal architecture into a set of sub-problems that are, to the first order, independent. For each sub-problem, we create a model that relates performance to area. From this, we build a constraint system that can be solved using integer-linear programming techniques, and arrive at an ideal parameter selection for all architectural components. Our approach only takes a few minutes to explore the design space allowing the designer or compiler to see the potential benefits of optimizations rapidly. We show that the expected performance using our model correlates strongly to detailed pipeline simulations, and present results showing design tradeoffs for several different benchmarks.

REFERENCES

• 1: Santosh G. Abraham , B. R. Rau, Efficient design space exploration in PICO, Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems, p.71-79, November 17-19, 2000, San Jose, California, United States [doi>10.1145/354880.354891]
• 2: Santosh G. Abraham , Scott A. Mahlke, Automatic and efficient evaluation of memory hierarchies for embedded systems, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.114-125, November 16-18, 1999, Haifa, Israel
• 3: A. Agarwal , J. Hennessy , M. Horowitz, An analytical cache model, ACM Transactions on Computer Systems (TOCS), v.7 n.2, p.184-215, May 1989 [doi>10.1145/63404.63407]
• 4: ARC. Whitepaper: Customizing a soft microprocessor core. http://www.arccores.com, 2001.
• 5: Luiz André Barroso , Kourosh Gharachorloo , Robert McNamara , Andreas Nowatzyk , Shaz Qadeer , Barton Sano , Scott Smith , Robert Stets , Ben Verghese, Piranha: a scalable architecture based on single-chip multiprocessing, Proceedings of the 27th annual international symposium on Computer architecture, p.282-293, June 2000, Vancouver, British Columbia, Canada
• 6: M. Berkelaar. lp solve: a mixed integer linear program solver. ftp://ftp.es.ele.tue.nl/pub/lp_solve, September 1997.
• 7: D. C. Burger and T. M. Austin. The simplescalar tool set, version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin, Madison, June 1997.
• 8: Paolo Faraboschi , Geoffrey Brown , Joseph A. Fisher , Giuseppe Desoli , Fred Homewood, Lx: a technology platform for customizable VLIW embedded processing, Proceedings of the 27th annual international symposium on Computer architecture, p.203-213, June 2000, Vancouver, British Columbia, Canada
• 9: Joseph A. Fisher , Paolo Faraboschi , Giuseppe Desoli, Custom-fit processors: letting applications define architectures, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.324-335, December 02-04, 1996, Paris, France
• 10: Joseph A. Fisher, Customized instruction-sets for embedded processors, Proceedings of the 36th ACM/IEEE conference on Design automation, p.253-257, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309923]
• 11: T. Givargis and F. Vahid. Platune: A tuning framework for system-on-a-chip platforms. IEEE Transactions on Computer Aided Design, 21(11), November 2002.
• 12: Tony Givargis , Frank Vahid , Jörg Henkel, System-level exploration for pareto-optimal configurations in parameterized systems-on-a-chip, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 13: Ricardo E. Gonzalez, Xtensa: A Configurable and Extensible Processor, IEEE Micro, v.20 n.2, p.60-70, March 2000 [doi>10.1109/40.848473]
• 14: George Hadjiyiannis , Pietro Russo , Srinivas Devadas, A methodology for accurate performance evaluation in architecture exploration, Proceedings of the 36th ACM/IEEE conference on Design automation, p.927-932, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310100]
• 15: Akira Kitajima , Makiko Itoh , Jun Sato , Akichika Shiomi , Yoshinori Takeuchi , Masaharu Imai, Effectiveness of the ASIP design system PEAS-III in design of pipelined processors, Proceedings of the 2001 conference on Asia South Pacific design automation, p.649-654, January 2001, Yokohama, Japan [doi>10.1145/370155.370573]
• 16: E. Lawler and D. Wood. Branch and bound methods: A survey. Operations Research, 14(291):699--719, 1966.
• 17: S. Leibson. Xscale (strongarm-2) muscles in. Microprocessor Report, September 2000.
• 18: T. Morimoto, K. Saito, H. Nakamura, T. Boku, and K. Nakazawa. Advanced processor design using hardware description language aidl. In In Proceedings of Asia and South Pacific Desing Automation Conference 1997 (ASP--DAC 1997), pages 387--390, 1997.
• 19: J. Mulder. An area model for on-chip memories and its applications. IEEE Journal of Solid States Circuits, 26(2):98--106, February 1991.
• 20: Marinés Puig-Medina , Gülbin Ezer , Pavlos Konas, Verification of configurable processor cores, Proceedings of the 37th conference on Design automation, p.426-431, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337527]
• 21: G. Reinman and N. Jouppi. Cacti version 2.0. http://www.research.digital.com/wrl/people/jouppi/CACTI.html, June 1999.
• 22: S. Santhanam. Strongarm 110: A 160mhz 32b 0.5w cmos arm processor. In Proceedings of HotChips VIII, pages 119--130, 1996.
• 23: Timothy Sherwood , Brad Calder, Automated design of finite state machine predictors for customized processors, Proceedings of the 28th annual international symposium on Computer architecture, p.86-97, June 30-July 04, 2001, Göteborg, Sweden
• 24: C. Snyder. Synthesizable core makeover: Is lexra's seven-stage pipelined core the speed king? In Microprocessor Report, June 2001.
• 25: C.D. Snyder. Fpga processors cores get serious. Microprocessor Report, 14(9), September 2000.
• 26: Amitabh Srivastava , Alan Eustace, ATOM: a system for building customized program analysis tools, Proceedings of the ACM SIGPLAN 1994 conference on Programming language design and implementation, p.196-205, June 20-24, 1994, Orlando, Florida, United States
• 27: Rabin A. Sugumar , Santosh G. Abraham, Set-associative cache simulation using generalized binomial trees, ACM Transactions on Computer Systems (TOCS), v.13 n.1, p.32-56, Feb. 1995 [doi>10.1145/200912.200918]
• 28: S. Wilton and N. Jouppi. Cacti: An enhanced cache access and cycle time model. In IEEE Journal of Solid-State Circuits, May 1996.
• 29: Lisa Wu , Chris Weaver , Todd Austin, CryptoManiac: a fast flexible architecture for secure communication, Proceedings of the 28th annual international symposium on Computer architecture, p.110-119, June 30-July 04, 2001, Göteborg, Sweden

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Modeling techniques

General Terms:
Design

Keywords:
application specific processor (ASIP), area minimization, computer architecture, design space exploration, peicewise linear model