Current flattening in software and hardware for security applications

ABSTRACT

This paper presents a new current flattening technique applicable in software and hardware. This technique is important in embedded cryptosystems since power analysis attacks (that make use of the current variation dependency on data and program) compromise the security of the system. The technique flattens the current internally by exploiting current consumption differences at the instruction level. Code transformations supporting current variation reductions due to program dependencies are presented. Also, a new real-time hardware architecture capable of reducing the current to data and program dependencies is proposed. Measured and simulated current waveforms of cryptographic software are presented in support of these techniques.

REFERENCES

• 1: Gebotys, C., Design of secure encryption in dsp embedded processors. In Proceedings of DATE, 2002.
• 2: Paul C. Kocher, Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems, Proceedings of the 16th Annual International Cryptology Conference on Advances in Cryptology, p.104-113, August 18-22, 1996
• 3: Kocher, P., Jaffe, J., and Jun, B., Introduction to differential power analysis and related attacks. Technical Report. http://www.cryptography.com/dap/technical, 1998.
• 4: Paul C. Kocher , Joshua Jaffe , Benjamin Jun, Differential Power Analysis, Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology, p.388-397, August 15-19, 1999
• 5: M. A. Hasan, Power Analysis Attacks and Algorithmic Approaches to Their Countermeasures for Koblitz Curve Cryptosystems, IEEE Transactions on Computers, v.50 n.10, p.1071-1083, October 2001 [doi>10.1109/12.956092]
• 6: Suresh Chari , Charanjit S. Jutla , Josyula R. Rao , Pankaj Rohatgi, Towards Sound Approaches to Counteract Power-Analysis Attacks, Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology, p.398-412, August 15-19, 1999
• 7: Radu Muresan , C. H. Gebotys, Modeling and applications of current dynamics in a complex processor core, 2003
• 8: Jean-Sébastien Coron, Resistance against Differential Power Analysis for Elliptic Curve Cryptosystems, Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems, p.292-302, August 12-13, 1999
• 9: Kommerling, O., Kuhn, M. G., Design principles for tamper-resistant smartcard processors. In Proceedings of the USENIX Workshop on Smartcard Technology (Smartcard '99), Chicago, May 1999, pp. 9--20.
• 10: David May , Henk L. Muller , Nigel P. Smart, Random Register Renaming to Foil DPA, Proceedings of the Third International Workshop on Cryptographic Hardware and Embedded Systems, p.28-38, May 14-16, 2001
• 11: Jean-Sébastien Coron , Paul C. Kocher , David Naccache, Statistics and Secret Leakage, Proceedings of the 4th International Conference on Financial Cryptography, p.157-173, February 20-24, 2000
• 12: Motorola Inc., StarCore 140 Software Development Platform. Hardware Reference Manual, Motorola, April 2000.
• 13: Radu Muresan , Catherine Gebotys, Instantaneous current modeling in a complex VLIW processor core, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.2, p.415-451, May 2005 [doi>10.1145/1067915.1067923]
• 14: David May , Henk L. Muller , Nigel P. Smart, Non-deterministic Processors, Proceedings of the 6th Australasian Conference on Information Security and Privacy, p.115-129, July 11-13, 2001

INDEX TERMS

Primary Classification:
  E. Data
  E.3 DATA ENCRYPTION
      Subjects: Public key cryptosystems

Additional Classification:
  B. Hardware
  B.m MISCELLANEOUS

  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Signal processing systems

General Terms:
Design, Measurement, Security

Keywords:
current flattening, hardware architecture, power analysis attacks