RTOS-centric hardware/software cosimulator for embedded system design

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

RTOS-centric hardware/software cosimulator for embedded system design

Full text

Pdf (510 KB)

Source

International Conference on Hardware Software Codesign archive
Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis table of contents

Stockholm, Sweden

SESSION: Advances in hardware/software co-simulation techniques table of contents

Pages: 158 - 163

Year of Publication: 2004

ISBN:1-58113- 937-3

Authors

Shinya Honda	Toyohashi University of Technology, Toyohashi, Japan
Takayuki Wakabayashi	Toyohashi University of Technology, Toyohashi, Japan
Hiroyuki Tomiyama	Nagoya University, Nagoya, Japan
Hiroaki Takada	Nagoya University, Nagoya, Japan

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
SIGBED: ACM Special Interest Group on Embedded Systems
ACM: Association for Computing Machinery

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 8, Downloads (12 Months): 58, Citation Count: 6

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/1016720.1016760 What is a DOI?

ABSTRACT

This paper presents an RTOS-centric hardware/software cosimulator which we have developed for embedded system design. One of the most remarkable features in our cosimulator is that it has a complete simulation model of an RTOS which is widely used in industry, so that application tasks including RTOS service calls are natively executed on a host computer. Our cosimulator also features cosimulation with functional simulation models of hardware written in C/C++ and cosimulation with HDL simulators. A case study with a JPEG decoder application demonstrates the effectiveness of our cosimulator.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Mentor Graphics Corporation, http://www.mentor.com/.
	2	Hiroaki Takada , Ken Sakamura, μITRON for Small-Scale Embedded Systems, IEEE Micro, v.15 n.6, p.46-54, December 1995 [doi>10.1109/40.476258]
	3	ITRON, http://www.assoc.tron.org/itron/.
	4	Dirk Desmet , D. Verkest , Hugo De Man, Operating system based software generation for systems-on-chip, Proceedings of the 37th conference on Design automation, p.396-401, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337509]
	5	Andreas Gerstlauer , Haobo Yu , Daniel D. Gajski, RTOS Modeling for System Level Design, Proceedings of the conference on Design, Automation and Test in Europe, p.10130, March 03-07, 2003
	6	SpecC Technology Open Consortium, http://www.specc.org/.
	7	H. Tomiyama, Y. Cao, and K. Murakami, "Modeling fixed-priority preemptive multi-task systems in SpecC," Proc. of Proc. of Workshop on Synthesis and System Integration of Mixed Technologies (SASIMI), 2001.
	8	Youngmin Yi , Dohyung Kim , Soonhoi Ha, Virtual synchronization technique with OS modeling for fast and time-accurate cosimulation, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA [doi>10.1145/944645.944647]
	9	F. Herrera , H. Posadas , P. Sanchez , E. Villar, Systemic Embedded Software Generation from SystemC, Proceedings of the conference on Design, Automation and Test in Europe, p.10142, March 03-07, 2003
	10	WindRiver Systems Inc., http://www.wrs.com/.
	11	S. Yoo , G. Nicolescu , L. Gauthier , A. Jerraya, Automatic Generation of Fast Timed Simulation Models for Operating Systems in SoC Design, Proceedings of the conference on Design, automation and test in Europe, p.620, March 04-08, 2002
	12	M. Bacivarov , Sungjoo Yoo , A. A. Jerraya, Timed HW-SW cosimulation using native execution of OS and application SW, Proceedings of the Seventh IEEE International High-Level Design Validation and Test Workshop (HLDVT'02), p.51, October 27-29, 2002
	13	SystemC Open Initiative, http://www.systemc.org/.
	14	Microsoft Corporation, http://www.microsoft.com/.
	15	ARM Corporation, http://www.arm.com/.
	16	TOPPERS Project, http://www.toppers.jp/.

CITED BY 6

	Hector Posadas , Jesús Ádamez , Pablo Sánchez , Eugenio Villar , Francisco Blasco, POSIX modeling in SystemC, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan
	F. Ryan Johnson , Joann M. Paul, Interrupt modeling for efficient high-level scheduler design space exploration, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.1, p.1-22, January 2008
	Juanjo Noguera , Luis Baldez , Narcis Simon , Lluis Abello, Software-friendly HW/SW co-simulation: an industrial case study, Proceedings of the conference on Design, automation and test in Europe: Designers' forum, March 06-10, 2006, Munich, Germany
	M. AbdElSalam Hassan , Keishi Sakanushi , Yoshinori Takeuchi , Masaharu Imai, RTK-Spec TRON: A Simulation Model of an ITRON Based RTOS Kernel in SystemC, Proceedings of the conference on Design, Automation and Test in Europe, p.554-559, March 07-11, 2005
	Matthias Krause , Dominik Englert , Oliver Bringmann , Wolfgang Rosenstiel, Combination of instruction set simulation and abstract RTOS model execution for fast and accurate target software evaluation, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA
	Gunar Schirner , Rainer Dömer, Introducing preemptive scheduling in abstract RTOS models using result oriented modeling, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany