ATPG for fault diagnosis on analog electrical networks using evolutionary techniques

ABSTRACT

This paper proposes a method for automated test pattern generation for fault diagnosis on continuous-time analog electrical networks based on evolutionary techniques. The paper states a method for coding a generic algorithm, based on a given heuristic, that are able to generate a set of optimum frequencies capable to disclose parametric faults. The method itself is generic, and not based on specific or ad hoc features at all.

REFERENCES

• 1: John H. Holland, Adaptation in natural and artificial systems, MIT Press, Cambridge, MA, 1992
• 2: Rechenberg, I.: Evolutionsstrategie - Optimierung technischer Systeme nach Prinzipien der biologischen Evolution. Stuttgart: Frommann-Holzboog, 1973.
• 3: Fogel, L. J., Owens, A. J. and Walsh, M. J.: Artificial Intelligence through Simulated Evolution. New York: John Wiley, 1966.
• 4: Paolo Prinetto , Maurizio Rebaudengo , Matteo Sonza Reorda, An Automatic Test Pattern Generator for Large Sequential Circuits Based on Genetic Algorithms, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.240-249, October 02-06, 1994
• 5: A. Mesquita , Fabio A. Salazar , P. Paulo Canazio, Chromosome Representation through Adjacency Matrix in Evolutionary Circuits Synthesis, Proceedings of the 2002 NASA/DoD Conference on Evolvable Hardware (EH'02), p.102, July 15-18, 2002
• 6: Savioli, C.E.F, Szendrodi, C. E.,,Calvano, J.V.; Mesquita Filho, A.C.; Lubaszewski. A Rank-Based Genetic Algorithm for Fault Tolerant Analog Circ. Synth.,LATW'03.
• 7: José Vicente Calvano , Antônio Carneiro De Mesquita Filho , Vladimir Castro Alves , Marcelo Soares Lubaszewski, Fault Models and Test Generation for OpAmp Circuits—The FFM, Journal of Electronic Testing: Theory and Applications, v.17 n.2, p.121-138, April 2001 [doi>10.1023/A:1011169626409]
• 8: Zebulum, Ricardo S. et al.-Evolutionary Electronics- Automatic Design of Circ.& Syst. by Genetic Algorithms. CRC Press, 20002.
• 9: Lohn, Jason D. et al.-A Circuit Representation Technique for Automated Circuit Design-IEEE Trans. on Evolutionary Comp. Vol.3, No. 3, Sep 99.
• 10: Savioli, C.E., C.C.Szendrodi, J.V. Calvano & M. S. Lubaszewski, The Use of Evolutionary Circuits for Designing for Robustness Analog Circuits, IMSTW'03.
• 11: José Vicente Calvano , Vladimir Castro Alves , Marcelo Lubaszewski, Fault Detection Methodology and BIST Method for 2nd Order Butterworth, Chebyshev and Bessel Filter Approximations, Proceedings of the 18th IEEE VLSI Test Symposium (VTS'00), p.319, April 30-May 04, 2000

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Design, Measurement, Theory, Verification

Keywords:
analog and mixed-signal test, automatic test pattern generation, fault models, genetic algorithms