| Modeling and designing high performance analog reconfigurable circuits |
| Full text |
Pdf
(273 KB)
|
| Source
|
SBCCI
archive
Proceedings of the 17th symposium on Integrated circuits and system design
table of contents
Pernambuco, Brazil
SESSION: Analog design
table of contents
Pages: 49 - 54
Year of Publication: 2004
ISBN:1-58113-947-0
|
|
Authors
|
|
Eric E. Fabris
|
UFRGS, Informatics Institute, Porto Alegre, Brazil
|
|
Luigi Carro
|
UFRGS, Informatics Institute, Porto Alegre, Brazil
|
|
Sergio Bampi
|
UFRGS, Informatics Institute, Porto Alegre, Brazil
|
|
| Sponsor |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 0, Downloads (12 Months): 15, Citation Count: 0
|
|
|
ABSTRACT
The theoretical model for a mixed signal front-end interface for the SOC employing a fixed analog cell is presented in this work. The set of developed equations can be used for high level design space exploration. Moreover, the proposed architecture leads to programmable analog processing functions using digital modules, well suited to current FPGAs platforms and general purpose SOC. Some guidelines are addressed on how the proposed architecture can lead to greater level of analog design automation. Experimental results show constant performance over a large frequency range of the input signal, and validate the proposed design equations.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Levin, P. L., and Ludwig, R. Crossroads for Mixed-Signal Chips. IEEE Spectrum, Mar. 2002, 38--43.
|
| |
2
|
Fabris, E.E., Carro,L. and Bampi, S. An Analog Signal Inerface With Constant Performance for SOCs. In Proceedings of ISCAS 2003, Vol. 1, 773--776.
|
| |
3
|
A. Ginés , E. Peralías , A. Rueda , R. Seepold , N. Madrid, A Mixed-Signal Design Reuse Methodology Based on Parametric Behavioural Models with Non-Ideal Effects, Proceedings of the conference on Design, automation and test in Europe, p.310, March 04-08, 2002
|
| |
4
|
Van der Plas, G., Debyser, G., Leyn, F., Lampaert, K., Vandenbussche, J., Gielen, G., Sansen, W., and Veselinovic, P. AMGIE - A Synthesis Environment for CMOS Analog Integrated Circuits. IEEE Transac. on Computer-Aided Design of Integrated Circuits and Systems, 20, 9 (Sep. 2001), 1037--1058.
|
| |
5
|
R. Sommer , I. Rugen-Herzig , E. Hennig , U. Gatti , P. Malcovati , F. Maloberti , K. Einwich , C. Clauss , P. Schwarz , G. Noessing, From System Specification To Layout: Seamless Top-Down Design Methods for Analog and Mixed-Signal Applications, Proceedings of the conference on Design, automation and test in Europe, p.884, March 04-08, 2002
|
| |
6
|
|
| |
7
|
|
| |
8
|
Shibata, H., and Fujii, S. M. Automated Design of Analog Circuits Using Cell-based Structure. In Proceeding of the 2002 Design, Automation and Test in Europe Conference and Exhibition (DATE`02).
|
| |
9
|
|
| |
10
|
|
| |
11
|
Northworthy, S. R., Schreier, R., and Temes, G.C. Delta-Sigma Data Converters. Theory, Design and Simulation. IEEE Press, Piscataway (NJ), 1997.
|
| |
12
|
Rodríguez-Vázquez, A. et al. (ed). CMOS Telecom Data Converter. Kluwer Academic Publishers, Boston, 2003.
|
| |
13
|
|
| |
14
|
Shinagawa, M.; et al. Jitter analysis of high speed sampling systems. IEEE J. Solid-State Circuits, 25, 1 (1990), 220--224.
|
|