A partial reconfigurable architecture for controllers based on Petri nets

ABSTRACT

Digital Control System in the industry has been used in most of the applications based on expensive Programmable Logical Controllers (PLC). These Systems are, in general, highly complex and slow, with an operation cycle around 10ms. In this work, a Reconfigurable Logic Controller (RLC) approach is presented, based on a small and low cost Xilinx Virtex-II FPGA architecture, operating as a virtual hardware machine. In this context, the main process is specified in a formal language, based on Petri nets or SFC (Sequential Function Chart). For applications that demand more hardware than that available in the FPGA, a partial reconfiguration mechanism takes place. From the Petri net specification, the main process is split into multiple contexts, which are sequentially executed within the same FPGA, without violating the operation cycle of application.

REFERENCES

• 1: Adamski, Marian; "SFC, Petri Nets and Application Specific Logic Controllers", Proceedings of IEEE, 1998.
• 2: Douglas Chang , Malgorzata Marek-Sadowska, Partitioning Sequential Circuits on Dynamically Reconfigurable FPGAs, IEEE Transactions on Computers, v.48 n.6, p.565-578, June 1999 [doi>10.1109/12.773794]
• 3: Desrochers, Alan A.; Al-Jaar, Robert Y.; "Application of Petri Nets in Manufacturing Systems", IEEE PRESS, NewYork, 1995.
• 4: Koo, Kyeonghoon; "Architectural Design of RISC Processor for Programmable Logic Controllers", Proceedings of the 9th CISL Winter Workshop, Sungwoo Resort, February 1996.
• 5: Murata, Tadao; "Petri Nets: Properties, Analysis and Applications", Proceedings of the IEEE, vol. 77, no. 4, April 1989.
• 6: Nascimento, Paulo S. B.; Lima, Manoel. E.; Maciel, Paulo R. M.; "Algorithm for Switching Context Temporal Partitioning Based in CDFG-Petri Net Model", Proceedings HPC2003, pp. 254--258.
• 7: Xilinx, Virtex II Plataform FPGAs: Introduction and Overview, Datasheet DS031-1 (v 1.9), September 26, 2002.
• 8: Xilinx, Virtex II Plataform FPGAs: Detailed Description, Datasheet DS031-2 (v 2.1.1), December 6, 2002.
• 9: Xilinx, Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations, Application Notes XAPP290 (v 1.0), May 17, 2002.
• 10: Xilinx, Virtex II Platform FPGA User Guide, User Guide UG002 (V 1.5) December 2, 2002.
• 11: Alexander Yakovlev , Luis Gomes, Hardware Design and Petri Nets, Kluwer Academic Publishers, Norwell, MA, 2000
• 12: www.marshall.com, site for information of prices in November 2003.
• 13: www.siemens.com/simatic-controller.

INDEX TERMS

Primary Classification:
  J. Computer Applications
  J.7 COMPUTERS IN OTHER SYSTEMS
      Subjects: Industrial control

Additional Classification:
  J. Computer Applications
  J.7 COMPUTERS IN OTHER SYSTEMS
      Subjects: Real time; Process control

General Terms:
Algorithms, Design, Economics, Languages, Performance

Keywords:
FPGAs, Petri nets, partial reconfiguration, programmable logic controller (PLC), virtual hardware