Interconnect capacitance estimation for FPGAs

ABSTRACT

The dynamic power consumed by a digital CMOS circuit is directly proportional to capacitance. In this paper, we consider pre-routing capacitance estimation for FPGAs and develop an empirical estimation model, suitable for use in power-aware placement, early power prediction, and other applications. We show that estimation accuracy is improved by considering aspects of the FPGA interconnect architecture in addition to generic parameters, such as net fanout and bounding box perimeter length. We also show that there is an inherent variability (noise) in the capacitance of nets routed using a commercial FPGA layout tool. This variability limits the accuracy attainable in capacitance estimation. Experimental results show that the proposed estimation model works well given the noise limitations.

REFERENCES

• 1: Varghese George , Jan M. Rabaey, Low-energy FPGAs: architecture and design, Kluwer Academic Publishers, Norwell, MA, 2001
• 2: Leon Stok , John Cohn, There is life left in ASICs, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA [doi>10.1145/640000.640013]
• 3: Li Shang , Alireza S. Kaviani , Kusuma Bathala, Dynamic power consumption in Virtex™-II FPGA family, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA [doi>10.1145/503048.503072]
• 4: Kara K. W. Poon , Andy Yan , Steven J. E. Wilton, A Flexible Power Model for FPGAs, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.312-321, September 02-04, 2002
• 5: Jason H. Anderson , Farid N. Najm, Switching activity analysis and pre-layout activity prediction for FPGAs, Proceedings of the 2003 international workshop on System-level interconnect prediction, April 05-06, 2003, Monterey, CA, USA [doi>10.1145/639929.639934]
• 6: Xilinx, Inc., San Jose, CA. Virtex II PRO FPGA Data Sheet, 2003.
• 7: Amir H. Farrahi , Majid Sarrafzadeh, FPGA Technology Mapping for Power Minimization, Proceedings of the 4th International Workshop on Field-Programmable Logic and Applications: Field-Programmable Logic, Architectures, Synthesis and Applications, p.66-77, September 07-09, 1994
• 8: Hao Li , Wai-Kei Mak , Srinivas Katkoori, LUT-Based FPGA Technology Mapping for Power Minimization with Optimal Depth, Proceedings of the IEEE Computer Society Workshop on VLSI 2001, p.123, April 19-20, 2001
• 9: K. Roy. Power-dissipation driven FPGA place and route under timing constraints. IEEE Transactions On Circuits and Systems, 46(5):634--637, May 1999.
• 10: Balakrishna Kumthekar , Fabio Somenzi, Power and delay reduction via simultaneous logic and placement optimization in FPGAs, Proceedings of the conference on Design, automation and test in Europe, p.202-207, March 27-30, 2000, Paris, France [doi>10.1145/343647.343733]
• 11: Alexander Marquardt , Vaughn Betz , Jonathan Rose, Timing-driven placement for FPGAs, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.203-213, February 10-11, 2000, Monterey, California, United States [doi>10.1145/329166.329208]
• 12: Tanay Karnik , Sung-Mo Kang, An empirical model for accurate estimation of routing delay in FPGAs, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.328-331, November 05-09, 1995, San Jose, California, United States
• 13: Pongstorn Maidee , Cristinel Ababei , Kia Bazargan, Fast timing-driven partitioning-based placement for island style FPGAs, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775984]
• 14: Michael Hutton , Khosrow Adibsamii , Andrew Leaver, Adaptive delay estimation for partitioning-driven PLD placement, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.1, p.60-63, February 2003 [doi>10.1109/TVLSI.2002.808424]
• 15: Xilinx power tools. http://www.xilinx.com/ise/power_tools, 2003.
• 16: The R project for statistical computing. http://www.r-project.org, 2003.
• 17: J. Lou, S. Thakur, S. Krishnamoorthy, and H. S. Sheng. Estimating routing congestion using probabilistic analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(1):32--41, January 2002.
• 18: Srinivas Bodapati , Farid N. Najm, Pre-layout estimation of individual wire lengths, Proceedings of the 2000 international workshop on System-level interconnect prediction, p.93-98, April 08-09, 2000, San Diego, California, United States [doi>10.1145/333032.333038]