| A small-area high-performance 512-point 2-dimensional FFT single-chip processor |
| Full text |
Publisher Site
,
Pdf
(315 KB)
|
| Source
|
Asia and South Pacific Design Automation Conference
archive
Proceedings of the 2004 Asia and South Pacific Design Automation Conference
table of contents
Yokohama, Japan
SESSION: (Special session) presentation + poster disscussion: university design contest
table of contents
Pages: 537 - 538
Year of Publication: 2004
ISBN:0-7803-8175-0
|
|
Authors
|
|
Naoto Miyamoto
|
University of Tohoku, Aramaki, Aoba, Sendai, Japan
|
|
Leo Karnan
|
University of Tohoku, Aramaki, Aoba, Sendai, Japan
|
|
Kazuyuki Maruo
|
Advantest Laboratories Ltd., Matsubara, Kamiayashi, Aoba, Sendai, Japan
|
|
Koji Kotani
|
University of Tohoku, Aramaki, Aoba, Sendai, Japan
|
|
Tadahiro Ohmi
|
University of Tohoku, Aramaki, Aoba, Sendai, Japan
|
|
| Sponsors |
|
| Publisher |
IEEE Press
Piscataway, NJ, USA
|
| Bibliometrics |
Downloads (6 Weeks): 9, Downloads (12 Months): 26, Citation Count: 0
|
|
|
ABSTRACT
We have designed an FFT processor based on the 2-stage cached-memory architecture, which integrates 552,000 transistors within an area of 2.8 x 2.8 mm2 with CMOS 0.35μm triple-layer-metal process. This processor can execute a 512-point, 36-bit-complex fixed-point data format, 1-dimensional FFT in 23.2 μsec and a 2-dimensional one is only 23.8 msec at 133MHz operation. We have measured this processor consumes 439.6mW at 3.3V, 100MHz operation.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
W. Cooley et al., Vol.9, pp. 292--301, 1965.
|
| |
2
|
|
| |
3
|
Bevan M. Bass, JSSC, Vol.34, No. 3, pp. 380--387, 1999.
|
| |
4
|
H. Miyanaga, et al., ICASSP, Vol. 2, pp. 1193--1196, 1991.
|
| |
5
|
E. Bidet, et al., JSSC, Vol. 30, No. 3, pp. 300--305, 1995.
|
| |
6
|
R. Sarmiento, et al., IEEE Trans. on VLSI Systems, Vol. 6, No. 1, pp. 18--30, 1998.
|
| |
7
|
M. Wosnitza, et al., IEEE International Solid State Circuits Conference, Vol. 41, pp. 118--119, 1998.
|
|