Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

It has been reported and verified in many design experiences that a judicious utilization of the page/burst access modes supported by DRAMs contributes a great reduction in not only the DRAM access latency but also DRAM's energy consumption. Recently, researchers showed that a careful arrangment of data variables in memory directly leads to a maximum utilization of the page/burst access modes for the variable accesses, but unfortunately, found that the problems are not tractable, consequently, resorting to simple (e.g., greedy) heuristic solutions to the problems. In this paper, to improve the quality of existing solutions, we propose a new storage assignement technique, called zone_alignment, for variables, which effectively exploits an efficient 0-1 ILP formulation and the temporal locality of variables' accesses in code.

REFERENCES

• 1: Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, Exploiting off-chip memory access modes in high-level synthesis, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.333-340, November 09-13, 1997, San Jose, California, United States
• 2: Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, Memory data organization for improved cache performance in embedded processor applications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.4, p.384-409, Oct. 1997 [doi>10.1145/268424.268464]
• 3: N. D. Dutt, "Memory Organization and Exploration for Embedded Systems-on-Silicon," Inter. Conf. on VLSI and CAD, 1997.
• 4: IBM, "IBM Cu-11 Embedded DRAM Macro," http://www-3.ibm.com/chips/techlib/techlib.nsf/techdocs/4CBB96F927E2D6D6D287256B98004E1D98/$file/Cu11_embedded_DRAM.10.pdf, 2002.
• 5: Fujitsu, "CS70DL Embedded DRAM," http://www.fme.fujitsu.com/products/asic/pdf/CS70DLFS.pdf, 1999.
• 6: A. Khare et al., "High-Level Synthesis with Synchronous and RAMBUS DRAMs," SASIMI, 1998.
• 7: Peter Grun , Nikil Dutt , Alex Nicolau, Memory aware compilation through accurate timing extraction, Proceedings of the 37th conference on Design automation, p.316-321, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337428]
• 8: Peter Grun , Nikil Dutt , Alex Nicolau, APEX: access pattern based memory architecture exploration, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada [doi>10.1145/500001.500007]
• 9: K. Ayukawa et al., "An Access Sequence Control Scheme to Enhance Random-Access Performance of Embedded DRAMs," IEEE JSSC, 1998.
• 10: Sambuddhi Hettiaratchi , Peter Y. K. Cheung , Thomas J. W. Clarke, Energy efficient address assignment through minimized memory row switching, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.577-581, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774657]
• 11: Yoonseo Choi , Taewhan Kim, Memory layout techniques for variables utilizing efficient DRAM access modes in embedded system design, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776053]
• 12: V. Zivojnovic, et al., "Dspstone: A DSP-oriented Benchmarking Methodology," International Conference on Signal Processing Applications and Technology, 1994.
• 13: "Benchmark Archives at CBL," http://www.cbl.ncsu.edu/CBL_Docs/Bench.html
• 14: William H. Press , Saul A. Teukolsky , William T. Vetterling , Brian P. Flannery, Numerical recipes in C (2nd ed.): the art of scientific computing, Cambridge University Press, New York, NY, 1992