Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

This paper presents a practical methodology of post-layout gate sizing for power reduction. Wire capacitance presumed in logic synthesis typically contains excessive margin for better timing closure in layout design. Power waste due to this can be reduced by post-layout gate sizing based on information obtained by backannotation. In this paper, we discuss a theory of optimal gate sizing in a signal path with surplus timing. We also, propose a practical design methodology where standard cells are reselected from a cell library by the theory, replaced by engineering change order, and timing constraints are verified by a static timing analyzer. We have applied the methodology to a 700k-gate commercial application processor for 3G cellular phones. Even though the original design was optimized for 133MHz, 170mW operation in a 0.18μm CMOS technology, power dissipation was further squeezed by 15% in combinational logic without compromising the performance.

REFERENCES

• 1: Masanori Hashimoto , Hidetoshi Onodera, Post-layout transistor sizing for power reduction in cell-based design, Proceedings of the 2001 conference on Asia South Pacific design automation, p.359-365, January 2001, Yokohama, Japan [doi>10.1145/370155.370392]
• 2: M. Yamada, et al., "Synergistic power/area optimization with transistor sizing and wire length minimization," IEICE Trans. Electrons, Vol. E78-C, No. 4, pp. 441--446, 1995.
• 3: J. P. Fishburn and A. E. Dunlop, "TILOS: Aposynomial programming approach to transitor sizing," IEEE Trans. on CAD, pp. 326--328, Nov 1985.
• 4: Chung-Ping Chen , Chris C. N. Chu , D. F. Wong, Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.617-624, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.289097]
• 5: Hiran Tennakoon , Carl Sechen, Gate sizing using Lagrangian relaxation combined with a fast gradient-based pre-processing step, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.395-402, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774631]
• 6: How-Rern Lin , Ting-Ting Hwang, Power reduction by gate sizing with path-oriented slack calculation, Proceedings of the 1995 conference on Asia Pacific design automation (CD-ROM), p.2-es, August 29-September 01, 1995, Makuhari, Massa, Chiba, Japan [doi>10.1145/224818.224827]
• 7: Masanori Hashimoto , Hidetoshi Onodera , Keikichi Tamaru, A practical gate resizing technique considering glitch reduction for low power design, Proceedings of the 36th ACM/IEEE conference on Design automation, p.446-451, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309977]
• 8: T. Sakurai, "A Unified theory for mixed CMOS/BiCOMOS buffer optimization" IEEE J. Solid-State Circuits, vol. 27, no. 7, pp. 1014--1019, July 1992.
• 9: Ivan Sutherland , Bob Sproull , David Harris, Logical effort: designing fast CMOS circuits, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1999
• 10: T. Yamada, et al., "A 133MHz 170mW 10μA standby application processor for 3G cellular phones," Proc. ISSCC, pp. 370--371, 2002.