Piecewise quadratic waveform matching with successive chord iteration

ABSTRACT

While fast timing analysis methods based on model order reduction have been well established for linear circuits, the timing analysis for non-linear circuits, which are dominant in digital circuits, is usually performed by a SPICE-like, numerical integration-based approach solving differential equations. In this paper, we propose a new technique that leads to the transient so lution of charge/discharge paths with a complexity equivalent to only K DC operating point calculations, where K is the number of transistors along the path. This is accomplished by approximating each nodal voltage as a piecewise quadratic waveform, whose characteristics can be determined by matching the charge/discharge currents calculated by the capacitive components and the resistive components. Successive chord method is then applied to reduce the matrix construction and inversion overhead. Experiments on a wide range of circuits show that an average of 20 times speed-up over HSPICE simulation (transient time only) with 10 picosecond step size can be achieved, while maintaining an average accuracy of 98.03%.

REFERENCES

• 1: W. C. Elmore, "The transient analysis of damped linear networks with particular regard to wideband amplifiers," Journal of Applied Physics, vol. 19, 1948.
• 2: Lawrence T. Pillage and Ronald A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 9, no. 4, pp. 352--366, April 1990.
• 3: Charles J. Alpert , Anirudh Devgan , Chandramouli Kashyap, A two moment RC delay metric for performance optimization, Proceedings of the 2000 international symposium on Physical design, p.69-74, May 2000, San Diego, California, United States [doi>10.1145/332357.332377]
• 4: P. Feldmann and F. W. Freund, "Efficient linear circuit analysis by padè approximation via the lanczos process," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, no. 5, pp. 639--649, May 1995.
• 5: A. Odabasioglu, M. Celik, and Lawrence T. Pileggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 8, pp. 645--654, August 1998.
• 6: J. Ousterhout, "Crystal: A timing analyzer for nMOS VLSI circuits," in Third CalTech Conference on VLSI, 1983, PP. 57--89.
• 7: A. Salz , M. Horowitz, IRSIM: an incremental MOS switch-level simulator, Proceedings of the 26th ACM/IEEE conference on Design automation, p.173-178, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74412]
• 8: Russel Kao, Piecewise Linear Models for Switch-Level Simulation, Ph.D. thesis, Stanford University, 1992.
• 9: Anirudh Devgan and Ronald A. Rohrer, "Adaptively controlled explicit simulation," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13, no. 6, pp. 746--762, June 1994.
• 10: Florentin Dartu , Lawrence T. Pileggi, TETA: transistor-level engine for timing analysis, Proceedings of the 35th annual conference on Design automation, p.595-598, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277200]
• 11: James M. Ortega , Werner C. Rheinboldt, Iterative solution of nonlinear equations in several variables, Society for Industrial and Applied Mathematics, Philadelphia, PA, 2000
• 12: Larry McMurchie , Carl Sechen, WTA: waveform-based timing analysis for deep submicron circuits, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.625-631, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774665]