Re-configurable embedded core test protocol

ABSTRACT

We report on a new, reconfigurable, packet-based, embedded test protocol that supports several popular test methodologies (boundary scan, full-scan and BIST among others) for testing multi-core SOCs. Unlike the conventional SOC test methods that require use of an expensive automatic test equipment, our proposal uses on-chip embedded cores that serve as microtesters. The protocol is implemented using two embedded cores: Test Server and Test Client. The Test Server delivers test parameters as test packets to Test Clients. Experimental results show that our new test protocol can be implemented with low (less than 2%) hardware overhead. Since hardware overhead for our test protocol does not grow as the size of SOCs, it will be even lower for large SOCs.

REFERENCES

• 1: Li Chen , Sujit Dey, DEFUSE: A Deterministic Functional Self-Test Methodology for Processors, Proceedings of the 18th IEEE VLSI Test Symposium (VTS'00), p.255, April 30-May 04, 2000
• 2: Jing-Reng Huang , Madhu K. Iyer , Kwang-Ting Cheng, A Self-Test Methodology for IP Cores in Bus-Based Programmable SoCs, Proceedings of the 19th IEEE VLSI Test Symposium, p.198, March 29-April 03, 2001
• 3: S. Hwang and J. A. Abraham. Reuse of Addressable System Bus for SOC Testing. In ProceedingsASIC/SOC Conference, pages 215--219, 2001.
• 4: Sonics Inc. Open Core Protocol Speficication 1.0. Sonics Inc, January 2000.
• 5: Tensilica Inc. Xtensa Software Development Toolkit. Tensilica Inc., 2000.
• 6: Madhu K. Iyer , Kwang-Ting Cheng, Software-Based Weighted Random Testing for IP Cores in Bus-Based Programmable SoCs, Proceedings of the 20th IEEE VLSI Test Symposium, p.139, April 28-May 02, 2002
• 7: Using an Embedded Processor for Efficient Deterministic Testing of Systems-on-a-Chip, Proceedings of the 1999 IEEE International Conference on Computer Design, p.418, October 10-13, 1999
• 8: Native Mode Functional Self-Test Generation for Systems-on-Chip, Proceedings of the 3rd International Symposium on Quality Electronic Design, p.280, March 18-21, 2002
• 9: C. A. Papachristou , F. Martin , M. Nourani, Microprocessor based testing for core-based system on chip, Proceedings of the 36th ACM/IEEE conference on Design automation, p.586-591, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310004]
• 10: Jian Shen , Jacob A. Abraham, Native mode functional test generation for processors with applications to self test and design validation, Proceedings of the 1998 IEEE International Test Conference, p.990-999, October 18-22, 1998
• 11: Colin M. Maunder , Rodham Tulloss, The Test Access Port and Boundary-Scan Architecture, IEEE Computer Society Press, Los Alamitos, CA, 1990