Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

A parasitic-aware RF synthesis tool based on a non-dominated sorting genetic algorithm (NSGA) is introduced. The NSGA-based optimizer casts the design problem as a mulit-objective optimization problem and offers multiple solutions along the Pareto optimal front. Monte-Carlo simulations are then performed to efficiently assess sensitivity at solution points with respect to process, voltage, and temperature (PVT) variations. An example design of a 10mW 5GHz voltage-controlled oscillator (VCO) in 250nm SiGe BiCMOS achieves a 12% tuning range with a phase noise of - 133dBc/Hz at 3MHz offset. The Figure-of-Merit (FOM) is 188dBc/Hz and power-frequency-tuning normalized FOM (PFTN-FOM) is -4dB.

REFERENCES

• 1: Jinho Park , Kiyong Choi , David J. Allstot, Parasitic-aware design and optimization of a fully integrated CMOS wideband amplifier, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan [doi>10.1145/1119772.1119970]
• 2: R. Gupta and D. J. Allstot, "Parasitic-aware design and optimization of CMOS RF integrated circuits," IEEE Radio Frequency Integrated Circuits Symposium, pp. 325--328, 1998.
• 3: B. M. Ballweber, R. Gupta, and D. J. Allstot, "A fully integrated 0.5-5.5GHz CMOS distributed amplifier," IEEE J. Solid-State Circuits, vol. 35, pp. 231--239, Feb. 2000.
• 4: K. Choi, J. Park and D. J. Allstot, Parasitic-aware Optimization of CMOS RF Circuits, Kluwer Academic Publishers, 2003.
• 5: Kalyanmoy Deb , Deb Kalyanmoy, Multi-Objective Optimization Using Evolutionary Algorithms, John Wiley & Sons, Inc., New York, NY, 2001
• 6: J. Horn, N. Nafpliotis, and D. E. Goldberg, "A niched Pareto genetic algorithm for multi-objective optimization," IEEE Conference on Evolutionary Computing, vol. 1, pp. 82--87, 1994.
• 7: C. R. C. De Ranter, G. van der Plas, M. S. J. Steyaert, G. G. E. Gielen, and W. M. C. Sansen, "CYCLONE: Automated design and layout of RF LC-oscillators," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, pp. 1161--1170, Oct. 2002.
• 8: A. Hajimiri and T. H. Lee, The Design of Low Noise Oscillators, Kluwer Academic Publishers, 1999.
• 9: T. Soorapanth, C. P. Yue, D. K. Shaeffer, T. I. Lee, and S. S. Wong, "Analysis and optimization of accumulation-mode varactors for RF ICs," Symposium on VLSI Circuits, pp. 32--33, 1998.
• 10: D. Ham and A. Hajimiri, "Concepts and methods in optimization of integrated LC VCOs," IEEE J. Solid-State Circuits, vol. 36, pp. 896--909 2001.
• 11: N. Srinivas and K. Deb, "Multiobjective optimization using nondominated sorting in genetic algorithms," Evolutionary Computation Journal, vol. 2, pp. 221--248, 1995.
• 12: A. Ismail and A. A. Abidi, "CMOS differential LC oscillator with suppressed up-converted flicker noise," IEEE International Solid-State Circuits Conference, pp. 98--99, Feb. 9-13, 2003.