SRAM delay fault modeling and test algorithm development

ABSTRACT

With the advent of deep-submicron VLSI technologies, the working speed of SRAM circuits has grown to a level that at-speed testing of SRAM has become an important issue. In this paper, we present delay fault models for SRAM, i.e., the faults that affect the access time of the SRAM circuit. We also develop the test algorithm that detects these faults. The proposed SRAM delay-fault test algorithm has a complexity of Read/Write operations, where is the number of words and is the word count in a row.

REFERENCES

• 1: Semiconductor Industry Association, "International technology roadmap for semiconductors (ITRS), 2001 edition", Dec. 2001.
• 2: A. Krstic and K.-T. Cheng, Delay Fault Testing for VLSI Circuits, Kluwer Academic Publishers, Boston, 1999.
• 3: A. J. van de Goor, Testing semiconductor memories: theory and practice, John Wiley & Sons, Inc., New York, NY, 1991
• 4: S. Hamdioui , A. J. Van de Goor, An experimental analysis of spot defects in SRAMs: realistic fault models and tests, Proceedings of the 9th Asian Test Symposium, p.131, December 04-06, 2000
• 5: Zaid Al-Ars , Ad. J. van de Goor , Jens Braun , Detlev Richter, Simulation based analysis of temperature effect on the faulty behavior of embedded DRAMs, Proceedings of the IEEE International Test Conference 2001, p.783-792, October 30-November 01, 2001
• 6: Zaid Al-Ars , Ad J. van de Goor, Approximating Infinite Dynamic Behavior for DRAM Cell Defects, Proceedings of the 20th IEEE VLSI Test Symposium, p.401, April 28-May 02, 2002
• 7: Alvin Jee , Jonathon E. Colburn , V. Swamy Irrinki , Mukesh Puri, Optimizing Memory Tests by Analyzing Defect Coverage, Proceedings of the 2000 IEEE International Workshop on Memory Technology, Design and Testing, p.20, August 07-08, 2000
• 8: Alvin Jee, Defect-Oriented Analysis of Memory BIST Tests, Proceedings of the The 2002 IEEE International Workshop on Memory Technology, Design and Testing, p.7, July 10-12, 2002
• 9: V. Kim , T. Chen, Assessing SRAM test coverage for sub-micron CMOS technologies, Proceedings of the 15th IEEE VLSI Test Symposium (VTS'97), p.24, April 27-May 01, 1997
• 10: V.-K. Kim and T. Chen, "On comparing functional fault coverage and defect coverage for memory testing", IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 11, pp. 1676--1683, Nov. 1999.
• 11: Chao-Wen Tseng , Edward J. McCluskey , Xiaoping Shao , David M. Wu, Cold Delay Defect Screening, Proceedings of the 18th IEEE VLSI Test Symposium (VTS'00), p.183, April 30-May 04, 2000
• 12: Zhuo Li , Xiang Lu , Wangqi Qiu , Weiping Shi , D. M. H. Walker, A Circuit Level Fault Model for Resistive Opens and Bridges, Proceedings of the 21st IEEE VLSI Test Symposium, p.379, April 27-May 01, 2003
• 13: Michael Cuviello , Sujit Dey , Xiaoliang Bai , Yi Zhao, Fault modeling and simulation for crosstalk in system-on-chip interconnects, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.297-303, November 07-11, 1999, San Jose, California, United States
• 14: Herold Pilo , R. Dean Adams , Robert E. Busch , Eric A. Nelson , Geoerge E. Rudgers, Bitline contacts in high density SRAMs: design for testability and stressability, Proceedings of the IEEE International Test Conference 2001, p.776-782, October 30-November 01, 2001
• 15: C.-F. Wu, C.-T. Huang, K.-L. Cheng, and C.-W. Wu, "Fault simulation and test algorithm generation for random access memories", IEEE Trans, Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 4, pp. 480--490, Apr. 2002.