Mixed Signal DFT: A Concise Overview

ABSTRACT

Practical mixed-signal DFT solutions are presentedwith an emphasis on performance, cost, and testcoverage.Special consideration is given to thepossible DFT techniques for Phase-Locked Loops(PLLs) with associated implications on testcoverage, performance, cost, and time to market.An introduction to practical DFT techniques fordata converters (A/D and D/A) follow.Anoverview of IEEE P1149.4 analog test bus standardconcludes the embedded tutorial.

REFERENCES

• 1: Gordon W. Roberts, Metrics, techniques and recent developments in mixed-signal testing, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.514-521, November 10-14, 1996, San Jose, California, United States
• 2: [2] K. Arabi and B. Kaminska, "Oscillation-Based Test Method for Testing an at Least Partially Analog Circuit", US Patent 6,005,407, December 1999.
• 3: [3] K. Arabi and B. Kaminska, "Design for Testability of Embedded Integrated Operational Amplifiers", IEEE Journal of Solid-State Circuits, April 1998, vol. 33, no. 4, pp. 573-581.
• 4: [4] K. Arabi and B. Kaminska, "Oscillation Test Method for Low Cost Testing of Active Analog Filters", IEEE Trans. on Instrumentation and Measurement, Vol. 48, Number 4, August 1999, pp. 798-806.
• 5: Karim Arabi , Hassan Ihs , Christian Dufaza , Bozena Kaminska, Digital oscillation-test method for delay and stuck-at fault testing of digital circuits, Proceedings of the 1998 IEEE International Test Conference, p.91-100, October 18-22, 1998
• 6: Karim Arabi , Bozena Kaminska, Oscillation Built-In Self Test (OBIST) Scheme for Functional and Structural Testing of Analog and Mixed-Signal Integrated Circuits, Proceedings of the IEEE International Test Conference, p.786-795, November 03-05, 1997
• 7: Stephen Sunter , Aubin Roy, BIST for Phase-Locked Loops in Digital Applications, Proceedings of the 1999 IEEE International Test Conference, p.532, September 28-30, 1999
• 8: Seongwon Kim , Mani Soma , Dilip Risbud, An Effective Defect-Oriented BIST Architecture for High-Speed Phase-Locked Loops, Proceedings of the 18th IEEE VLSI Test Symposium (VTS'00), p.231, April 30-May 04, 2000
• 9: Benoît R. Veillette , Gordon W. Roberts, On-Chip Measurement of the Jitter Transfer Function of Charge-Pump Phase-Locked Loops, Proceedings of the IEEE International Test Conference, p.776-785, November 03-05, 1997
• 10: [10] C. Browing, "Testing A/D Converter on Microprocessors," Proc. IEEE ITC, 1985, pp. 818-824.
• 11: [11] R. Bobba et al. "Fast Embedded A/D Converter Testing Using the Microcontrollers' Ressources," Proc. IEEE ITC, 1990, pp. 598-604.
• 12: Eiichi Teraoka , Toru Kengaku , Ikuo Yasui , Kazuyuki Ishikawa , Takahiro Matsuo , Hideyuki Wakada , Narumi Sakashita , Yukihiko Shimazu , Takeshi Tokuda, A Built-in Self- Test for ADC and DAC in a Single-Chip Speech CODEC, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.791-796, October 17-21, 1993
• 13: [13] R. Norworthy, R. Schreier and G.C. Temes, "Delta-Sigma Data Converters: Theory, Design, and Simulation," IEEE press, 1997.
• 14: [14] P.M Aziz, H.V. Sorensen and J. Van Der Spiegel, "An Overview of Sigma-Delta Converters," IEEE Signal Processing Magazine, January 1996, pp. 61-84.
• 15: John G. Kenney , L. Richard Carley, Design of multibit noise-shaping data converters, Analog Integrated Circuits and Signal Processing, v.3 n.3, p.259-272, May 1993 [doi>10.1007/BF01239365]
• 16: Diego Vázquez , Gloria Huertas , Gildas Leger , Eduardo Peralías , Adoración Rueda , José Luis Huertas, On-Chip Evaluation of Oscillation-Based-Test Output Signals for Switched-Capacitor Circuits, Analog Integrated Circuits and Signal Processing, v.33 n.2, p.201-211, November 2002 [doi>10.1023/A:1021276218012]
• 17: [17] B. Kaminska, E. Sokolowska, "Floating Infrastructure IP", IMSTW2003, pp. 221-226.
• 18: Karim Arabi , Bozena Kaminska , Janusz Rzeszut, BIST for D/A and A/D Converters, IEEE Design & Test, v.13 n.4, p.40-49, December 1996 [doi>10.1109/54.544535]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

Additional Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.3 Interconnections (subsystems)
          Subjects: Topology (e.g., bus, point-to-point)
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Algorithms, Design, Performance