Gauss: a simple high performance switch architecture for ATM

ABSTRACT

Broadband ISDN will use the Asynchronous Transfer Mode (ATM) as its basic switching, multiplexing and transmission technique. ATM is very flexible and promising, nevertheless, it requires high-performance switching hardware. The ATM Switching Element (ASE) proposed in this paper, called the Gauss ASE, can meet ATM requirements. Using traffic observations and a number of well known design principles the Gauss ASE gets a number of favorable properties, for example the Gauss ASE is nonblocking and has minimum delay and variance of delay. The ASE is kept modular so that it can easily grow towards a large single stage switching fabric using only two types of Integrated Circuits.

REFERENCES

• 1: CCITT Draft Recommendation L121 (Broadband Aspects oflSDN). Geneva, May 1990.
• 2: David Fisher , Peter Maynard , Stewart Alexander, Broadband ISDN, Computer Communications, v.11 n.4, p.185-190, August 1988 [doi>10.1016/0140-3664(88)90080-1]
• 3: M. de Prycker, Evolution from ISDN to BISDN: a logical step towards ATM, Computer Communications, v.12 n.3, p.141-146, June 1989 [doi>10.1016/0140-3664(89)90110-2]
• 4: Baireuther, O.: ATM: die Technik ftlr ein iainftiges Breitband-ISDN. Der Ingenieur der deutschen Bundespost. Vol. 38, No. 3, pp. 117-120.
• 5: Wiley, T.: Fast progress to faster switching. Communications Systems WorM-wide. October 1989, pp. 18-23o
• 6: Dool, F. vdn.: Overview of broadband switching techniques in COST202-bis. Proceedings GSLB . Seminar on Broadband Switching. January 1987, Albufeira, Portugal, pp. 26-35.
• 7: Ahmadi, H.; Denzel, W.E.: A Survey of Modem High-Performance Switching Techniques. IEEE JSAC. Vol. 7, No. 7, pp. 1091-1103.
• 8: Listanti, M.; Roveri, A.: Switching structures for ATM. Computer Communications. Vol. 12, No. 6, pp. 349-358.
• 9: Dieudonn6, M.; Quinquis, M.: Switching techniques review for asynchronous time-division multiplexing (or Fast Packet Switching). Proceedings ISS '87 Phoenix. Paper B5.1, pp. 367-372.
• 10: Yeh, Y.S. et AI.: The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching. IEEE JSAC. Vol. SAC-5, No. 8, pp. 1274-1283.
• 11: De Prycker, M.; De Somer, M.: Performance of a Service Independent Switching Network with Distributed Control. IEEE JSAC. Vol. SAC-5, No. 8, pp. 1293-130 i.
• 12: Nojima, S. et A1." Integrated Services Packet Network using Bus Matrix Switch. IEEE JSAC. Vol. SAC-5, No. 9, pp. 1284-1292.
• 13: Falconer, R.M.; Adams, J.L.: Orwell: a protocol for an integrated services local network. British Telecom Technology Journal. Vol. 3, No. 4, pp. 27-35.
• 14: Huang, A.; Knauer, S.: STARLITE: a wideband digital switch. Proceedings Globecom "84. Paper 5.3, pp. 121-125.
• 15: Giacopeili, J.N. et AI.: Sunshine: a high performance self-routing broadband packet switch architecture. Proceedings ISS 90 Stockholm. Vol III, Paper 21, pp. 123-129.
• 16: Hluchyj, M.G.; Karol, M.: Queueing in space-divizion packet switching. Proceedings lnfocom '88. Paper 4A.3, pp. 334-343.
• 17: Garetti, E. et AI: An experimental ATM switching architecture for the evolving B-ISDN scenario. Proceedings ISS "90 Stockholm. Vol IV, Paper A5.3, pp. 15-22.
• 18: Curran, L.: Wafer-Scale Integration Arrives In 'Disk' Form. Electronic Design. October 1989, pp. 51-54.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.1 Network Architecture and Design
          Subjects: Network topology

Additional Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.3 Interconnections (subsystems)
          Subjects: Asynchronous/synchronous operation
  B.6 LOGIC DESIGN
      B.6.1 Design Styles
          Subjects: Combinational logic

General Terms:
Algorithms, Design