ACM Home Page
Please provide us with feedback. Feedback
Blocking: exploiting spatial locality for trace compaction
Full text PdfPdf (1.01 MB)
Source Joint International Conference on Measurement and Modeling of Computer Systems archive
Proceedings of the 1990 ACM SIGMETRICS conference on Measurement and modeling of computer systems table of contents
Univ. of Colorado, Boulder, Colorado, United States
Pages: 48 - 57  
Year of Publication: 1990
ISBN:0-89791-359-0
Also published in ...
Authors
Anant Agarwal  Laboratory for Computer Science, Massachusetts Institute of Technology, Cambridge, MA
Minor Huffman  Laboratory for Computer Science, Massachusetts Institute of Technology, Cambridge, MA
Sponsor
SIGMETRICS: ACM Special Interest Group on Measurement and Evaluation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 1,   Downloads (12 Months): 19,   Citation Count: 13
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues   peer to peer  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/98457.98503
What is a DOI?

ABSTRACT

Trace-driven simulation is a popular method of estimating the performance of cache memories, translation lookaside buffers, and paging schemes. Because the cost of trace-driven simulation is directly proportional to trace length, reducing the number of references in the trace significantly impacts simulation time. This paper concentrates on trace driven simulation for cache miss rate analysis. Previous schemes, such as cache filtering, exploited temporal locality for compressing traces and could yield an order of magnitude reduction in trace length. A technique called blocking and a variant called blocking with temporal data are presented that compress traces by exploiting spatial locality. Experimental results show that blocking filtering combined with cache filtering can reduce trace length by nearly two orders of magnitude while introducing about 10% error in cache miss rate estimates.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
 
3
R. L. Mattson, J. Gecsei, D. R. Slutz, and I. L. Traiger. Evaluation Techniques for Storage Hierarchies. IBM Systems Journal, 9(2):78-117, 1970.
 
4
5
 
6
Alan Jay Smith. Two Methods for the Efficient Analysis of Memory Address Trace Data. IEEE Transactions on Software Engineering, SE-3(1), January 1977.
 
7
8
 
9
J. L. Hodges Jr. and E. L. Lehmann. Basic Concepts of Probability and Statistics. Holden-day, Inc., San Francisco, 1964.
 
10
Rupert G. Miller Jr. Beyond Anova- Basics of Applied Statistics. John Wiley ~nd Sons, inc. New York, 1986.
11
 
12
Arturo Salz. VTRACE. 1984. Computer Systems L~boratory, Stanford University.
 
13
Minor Huffman. A Spatial Locality B~sed Trace Compaction Method. April 1989. Laboratory for Computer Science, Massachusetts Institute of Technology.
14

CITED BY  13
 
 
 

Collaborative Colleagues:
Anant Agarwal: colleagues
Minor Huffman: colleagues

Peer to Peer - Readers of this Article have also read: