Towards a declarative framework for hardware-software codesign

ABSTRACT

We present an experimental framework for mapping declarative programs, written in a language known as Ruby, into various combinations of hardware and software. Strategies for parametrised partitioning into hardware and software can be captured concisely in this framework, and their validity can be checked using algebraic reasoning. The method has been used to guide the development of prototype compilers capable of producing, from a Ruby expression, a variety of implementations involving field-programmable gate arrays (FPGAs) and microprocessors. The viability of this approach is illustrated using a number of examples for two reconfigurable systems, one containing an array of Algotronix devices and a PC host, and the other containing a transputer and a Xilinx device.

REFERENCES

• 1: Algotronix Ltd, CHS2x4 Custom Computer User Manual, 1992.
• 2: Richard Bird , Philip Wadler, An introduction to functional programming, Prentice Hall International (UK) Ltd., Hertfordshire, UK, 1988
• 3: C. A. R. Hoare, Communicating sequential processes, Prentice-Hall, Inc., Upper Saddle River, NJ, 1985
• 4: G. Jones and M. Sheeran, "Circuit design in Ruby," in Formal Methods for VLSI Design, J. Staunstrup (ed.), North-Holland, 1990, pp. 13--70.
• 5: G. Jones and M. Sheeran, Collecting Butterflies, Technical Monograph PRG-91, Oxford University Programming Research Group, February 1991.
• 6: J. P. Gray , T. Kean, Configurable hardware: two case studies of micro-grain computation, Systolic array processors, Prentice-Hall, Inc., Upper Saddle River, NJ, 1990
• 7: S. Y. Kung, VLSI array processors, Prentice-Hall, Inc., Upper Saddle River, NJ, 1987
• 8: A. Lawrence, A. Kay, W. Luk, T. Nomura and I. Page, "Using reconfigurable hardware to speed up product development and performance," JFIT Conference, Edinburgh, March 1994.
• 9: W. Luk, "Analysing parametrised designs by non-standard interpretation," in Proc. International Conference on Application-Specific Array Processors, S. Y. Kung, E. Swartzlander, J. A. B. Fortes and K. W. Przytula (eds.), IEEE Computer Society Press, 1990, pp. 133--144.
• 10: W. W. C. Luk, Systematic serialisation of array-based architectures, Integration, the VLSI Journal, v.14 n.3, p.333-360, Feb. 1993 [doi>10.1016/0167-9260(93)90014-4]
• 11: W. Luk and I. Page, "Parameterising designs for FPGAs," in FPGAs, W. Moore and W. Luk (eds.), Abingdon EE&CS Books, 1991, pp. 284--295.
• 12: W. Luk, V. Lok and I. Page, "Hardware acceleration of divide-and-conquer paradigms: a case study," in Proc. IEEE Workshop on FPGAs for Custom Computing Machines, D. A. Buell and K. L. Pocek (eds.), IEEE Computer Society Press, 1993, pp. 192--201.
• 13: W. Luk, T. Wu and I. Page, "Hardware-software code-sign of multidimensional algorithms," in Proc. IEEE Workshop on FPGAs for Custom Computing Machines, D. A. Buell and K. L. Pocek (eds.), IEEE Computer Society Press, 1994.
• 14: I. Page and W. Luk, "Compiling occam into FPGAs," in FPGAs, W. Moore and W. Luk (eds.), Abingdon EE&CS Books, 1991, pp. 271--283.
• 15: M. Spivey and I. Page, How to program in Handel, Technical Report, Oxford University Programming Research Group, December 1993.
• 16: Alan S. Wenban , John W. O'Leary , Geoffrey M. Brown, Codesign of Communication Protocols, Computer, v.26 n.12, p.46-52, December 1993 [doi>10.1109/2.247651]